

# Overvoltage Protection Load Switch with Bidirectional Blocking and Surge Protection

### **Features**

- Integrated ultra-low Ron switch: typical 20mΩ
- Bidirectional blocking between IN and OUT
- Pin-selectable overvoltage protection threshold
   Vovp=13V/23.6V/Rset
- Fast overvoltage protection turn-off response: typical 80ns
- Surge protection compliant with IEC61000-4-5 up to ±100V
- Wide input voltage range from 3.1V to 28V
- 5A continuous current
- Autonomous mode and slave mode operation
- WLCSP 2.19mm X1.75mm-20B, 0.4mm pitch package

# **Applications**

- Smartphones and Tablets
- Portable Devices
- Charging Ports

### **General Description**

The AW32102 is a high input voltage, large current and ultra-low Ron load switch with bidirectional blocking.

The AW32102 is turned off very fast once the input voltage exceeds the OVP threshold to prevent damage to the protected downstream devices. The IN and OUT pin is capable of withstanding fault voltages up to 28VDC. The AW32102 provides a selectable OVP threshold of 13V/23.6V or Rset.

The AW32102 features reverse-blocking of output voltage. When the switch is open, the IN and OUT ports are completely cut off, preventing leakage current from IN to OUT and from OUT to IN.

The AW32102 OVP load switch features surge protection, an internal clamp circuit protects the device from surge voltages up to +/-100V. It also features over-temperature protection that prevents itself from thermal damaging.

Autonomous mode allows manual operation. Slave mode operation allows the device be controlled by a system controller.

# ◆ Typical Application Circuit




Figure 1 Typical Application Circuit of AW32102



# **Pin Configuration And Top Mark**




Figure 2 Pin Configuration And Top Mark

### **Pin Definition**

PIN	NAME	DESCRIPTION
A1,A2,A3,A4,A5	IN	Switch input and power supply.
B1,B2,B3	IIN	Switch input and power supply.
B4,B5	GND	Device ground.
C1,C2,D1,D2,D3	OUT	Switch output.
СЗ	VP	Setting overvoltage protection threshold. VP=Low, setting VovP=23.6V; VP=High or floating, setting VovP=13V. When a resistor from this pin to GND will set the OVP threshold value, the OVP threshold range of Rset is about VovP=18×10 <sup>-6</sup> ×Rset×6.85V.
C4	FLAGN	OTG enable input, or $V_{IN}$ validation flag output. In autonomous mode OTG application, pull FLAGN logic low to enter OTG mode and turn on switch, toggle high to turn off switch. The FLAGN is open drain output and connected to the 1.8V LDO output via an internal $105k\Omega$ resistor.
C5	VSNS	Sensing V <sub>IN</sub> with output clamp capability.
D4	ENN	Mode selection and switch control input. Keep ENN logic Low or connect to GND, select autonomous mode. Once pulling ENN to logic High, select slave mode or exit from autonomous mode to slave mode. In slave mode, toggle ENN to open or close switch. The ENN is pull down to GND via an internal $600k\Omega$ resistor.
D5	RXN	Wireless receiver active Low logic enable pin. The RXN is open drain output and connected to the 1.8V LDO output via an internal $55k\Omega$ resistor.

# **Functional Block Diagram**

awinic




Figure 3 Functional Block Diagram

# **Typical Application Circuits**




Figure 4 Dual Input Device (Autonomous Mode)






Figure 5 Dual Input Device (Slave mode)

### Notice for Typical Application Circuits:

- 1. Both scheme are just examples, not only apply to Wireless Receiver.
- 2. The AW32102 has an internal 18µA current source on VP, so it can be left floating and pulled up to internal VDD output voltage.
- 3. FLANG and RXN are pulled up to 1.8V via  $105k\Omega$  and  $55k\Omega$  respectively.
- 4. Connecting ENN to GND, the device is set autonomous mode. If ENN is connected to the system digital I/O port and toggled, the device works as a slaver of the system, what is so-called slave mode.
- 5. V<sub>IN</sub> is sensed through the VSNS port, which can help the system make decision. C<sub>VSNS</sub> is not necessary for the device.
- 6. Cap from VP to GND is needed, when VP connect resistance to GND.

# **Ordering Information**

Part Number	Temperature	Package	Marking   Sensitivity		Environmental Information	Delivery Form
AW32102CSR	-40°C∼85°C	WLCSP 2.19mmX1.75mm -20B	VM0G	MSL1	ROHS+HF	4500 units/ Tape and Reel



# **Absolute Maximum Ratings**(NOTE1)

PARAMETERS	RANGE	
Input voltage range V <sub>IN</sub>	-0.3V to 28V	
Output voltage range V <sub>OUT</sub>		-0.3V to 26V
Output voltage range V <sub>VSNS</sub>		-0.3V to 28V
Input/Output DC voltage(ENN, VP, RXN,	FLAGN)	-0.3V to 6V
Continuous current of switch IN-OUT	NOTE2)	5A
Peak switch current on IN and OUT pin(10	ms) <sup>(NOTE2)</sup>	8A
Continuous current of switch OUT-IN	NOTE2)	5A
Junction-to-ambient thermal resistance	е ӨЈА	55°C/W
Maximum operating junction temperatur	е Т <sub>ЈМАХ</sub>	150°C
Operating free-air temperature range	-40°C to 85°C	
Storage temperature T <sub>STG</sub>	-65°C to 150°C	
Lead temperature (soldering 10 seco	nds)	260°C
Es	SD	
Human Body Model (All pins, per ESDA/JEDEC	JS-001-2017)	±2kV
Charged Device Model (All pins, per ESDA/JEDE	C-JS-002-2018)	±1kV
Lato	h-Up	
Test condition: JESD78E	±200mA	
Sur	ge	
Test condition: IEC61000-4-5 test with 2Ω	VIN initial 5V	±100V
equivalent series resistance.	VIN initial 20V	±85V

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: Limited by thermal design.

# **Recommended Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>IN</sub> /V <sub>OUT</sub>	Input/Output operating supply voltage	3.1		24	V
Cin	Input capacitance		1	10	μF
Cvsns	VSNS output capacitance		1		μF
Сотб	OTG hot swap capacitance		1	100	μF
Соит	Output capacitance		1		μF



 $V_{IN}=5V$ ,  $C_{IN}=1\mu F$ ,  $C_{OUT}=1\mu F$ ,  $C_{VSNS}=1\mu F$ ,  $T_A=25^{\circ}C$  for typical values (unless otherwise noted).

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
VCLAMP_IN	IN input clamp voltage	I <sub>IN</sub> =10mA, T <sub>A</sub> =+25°C	30			V
V <sub>LK_IN</sub>	OUT float voltage	ENN=High, V <sub>IN</sub> =4.5V to 28V, OUT no load			0.4	V
V <sub>LK_OUT</sub>	IN float voltage	ENN=High, Vout=4.5V to 28V, IN no load			0.4	V
I <sub>Q_IN</sub>	Input quiescent current, standby state	ENN=High, VP float, V <sub>IN</sub> =5.0V	220	260	300	μΑ
I <sub>DD_IN</sub>	Input operating current	ENN=Low, VP float, V <sub>IN</sub> =5.0V, OUT no load	190	230	270	μΑ
I <sub>Q_OUT</sub>	Input quiescent current, standby state	ENN=High, VP and FLAGN float, Vout=5.0V	120	160	200	μΑ
I <sub>DD_OUT</sub>	Input operating current	ENN=Low, VP float, V <sub>OUT</sub> =5.0V, FLAGN=Low, IN no load	170	210	250	μA
Ron(IN-OUT)	Switch ON resistance from IN to OUT	T <sub>A</sub> =25°C, ENN=Low, I <sub>OUT</sub> =0.5A		20	31	mΩ
Іоит, Іотд	Continuous output current				5	Α
Protection						
V <sub>UVLO_IN</sub>	IN UVLO trip level	V <sub>IN</sub> rising	2.78	2.93	3.08	V
V UVLO_IN	IN OVLO trip level	Hysteresis		0.15		V
V	OLIT LIVI O trip lovel	V <sub>OUT</sub> rising	2.78	2.93	3.08	V
Vuvlo_out	OUT UVLO trip level	Hysteresis		0.15		V
		VP to ground, V <sub>IN</sub> rising	22.6	23.6	24.6	V
		VP to ground, Hysteresis		0.45		V
		VP left floating, V <sub>IN</sub> rising	12	13	14	V
		VP left floating, Hysteresis		0.25		V
Vovp	V <sub>IN</sub> OVP threshold	VP connect a resistor to GND. Rset=110k $\Omega$	12.3	13.7	15.1	V
		VP connect a resistor to GND, Hysteresis. Rset=110k $\Omega$		0.15		V
VCLAMP_VSNS	Regulated Output	VIN=5V to OVP; I <sub>VSNS</sub> =0mA to 40mA; C <sub>SNS</sub> =0.1µF;	4.75	5	5.25	V
IVSNS_LIM	VSNS short-circuit current limit	VIN=5V, VSNS=0V;		80		mA
R <sub>DIS_IN</sub>	IN discharge resistance	ENN=Low, V <sub>IN</sub> =V <sub>OUT</sub> =5V		470		Ω




# AW32102

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R <sub>DIS_OUT</sub>	OUT discharge resistance	ENN=Low, VIN=VOUT=5V		470		Ω
T <sub>SD</sub>	Thermal shutdown	Enter the shutdown state		150		$^{\circ}$ C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis			20		$^{\circ}$ C
Digital Ch	aracteristics					
V <sub>IL</sub>	Digital Input low level				0.3	V
V <sub>IH</sub>	Digital Input high level		0.65			V
VoL	Digital output low level	Isink=2mA			0.2	V
Vон	Digital output high level	Output logic high, no load	1.65	1.8		V
R <sub>FLAGN</sub>	FLAGN pull-up resistance	FLAGN logic high pull-up	80	105	130	kΩ
R <sub>RXN</sub>	RXN pull-up resistance	RXN logic high pull-up	40	55	70	kΩ
I <sub>VP</sub>	VP pull-up current	V <sub>P</sub> =2.5V	17.5	18	18.5	μA
ILEAK_ENN	ENN Input leakage current	ENN=5V, V <sub>IN</sub> =5V		8	12	μA
RENN	ENN pull-down resistance	ENN=5V, V <sub>IN</sub> =5V		600		kΩ
T <sub>DEB_IL</sub>	Input logic debounce time	ENN/FLAGN toggle		40		μs
Timing CI	naracteristics					
T <sub>DEB_IN</sub>	IN input debounce time	V <sub>UVLO_IN</sub> <v<sub>IN<v<sub>OVP, ENN=Low, time delay between V<sub>IN</sub> rising and RXN rising</v<sub></v<sub>		50		ms
T <sub>DEB_OUT</sub>	OUT input debounce time	Debounce time of OUT		40		μs
TSSTART	Switch soft-start time	Switch on, IN or OUT output rising time, no load		0.5		ms
T <sub>DIS</sub>	Supply discharge time	Discharge time of IN and OUT on discharge state		50		ms
TINIT	Power up and initialization time	The time from V <sub>IN</sub> or V <sub>OUT</sub> crossing V <sub>UVLO</sub> to ENN active		100		μs
Tss_vsns	Soft startup time of V <sub>VSNS</sub>	V <sub>IN</sub> =5V, V <sub>VSNS</sub> from 0V to 4.5V, no load			500	μs
Toff_dly	Disable the switch delay time	Time delay from ENN, FLAGN or UVLO trigger to disable the load switch		40		μs
Tour	The delay time between V <sub>IN</sub>	Cout = $1\mu F$ , $R_L = 100\Omega$ , VP float, $V_{IN} > V_{OVP}$ to Vout stop rising, VIN initial 5V, 100V surge test, $T_A =$ 25°C		80		ns
Tovp_dly	over voltage and switch turn- off	$C_{OUT} = 1\mu F, R_L = 100\Omega,$ $VP=GND, V_{IN} > V_{OVP}$ to $V_{OUT}$ stop rising, VIN initial $20V, 85V$ surge test, $T_A =$ $25^{\circ}C$		30		ns




# **Typical Characteristics**


Ambient temperature is 25°C,  $V_{IN}/V_{OUT}=5V$ ,  $C_{IN}=C_{OUT}=C_{VSNS}=1\mu F$ , VP floating( $V_{OVP}=13V$ ), unless otherwise noted.







### AW32102





### **Detailed Functional Description**

When a wirelessly charging mobile phone suddenly encounters an USB charging access, dual power sources wired-and will be happened, which may cause permanent damage to the power supply sources. Because of two internal integrated back-to-back switches and the break before make mechanism, AW32102 can achieve effective bidirectional blocking between input and output.

In the dual-source power supply system, the AW32102 is inserted on one of the supply paths, and the aforementioned dual power wired-and problems can be effectively solved under the control logic. The AW32102 switch consists of two back-to-back series MOSFETs with on-resistance as low as  $20m\Omega$ , and can transmit up to 5A DC current. Its IN port features overvoltage protection and surge protection to provide effective protection for the rear system. In addition, the system can also detect  $V_{IN}$  in real time through VSNS.

### Surge Protection

The AW32102 integrates a clamp circuit to suppress input surge voltage. For surge voltages between  $V_{\text{OVP}}$  and  $V_{\text{CLAMP\_IN}}$ , the switch will be turned off but the clamp circuit will not work. For surge voltages greater than  $V_{\text{CLAMP\_IN}}$ , the internal clamp circuit will detect surge voltage level and discharge the surge energy to ground. The device can suppress surge voltages up to 100V.

### Over-Voltage Protection

If the IN input voltage exceeds the OVP rising trip level, the switch will be turned off in about 80ns. When the voltage on the input exceeds the selected programmed over-voltage trip point, the device immediately turns off the internal OVP switch, disconnecting the load from the abnormal voltage, preventing damage to any downstream components. The OVP trip point can be selected by the VP pin. Connecting VP to ground, selects the VovP of typical 23.6V. With the VP left floating, selects the VovP of typical 13V. When a resistor from this pin to GND, the OVP threshold value set by Rset resistor is calculated using the Equation 1:

$$V_{OVP}=18\times10^{-6}\times Rset\times6.85V$$
 (1)

Use Equation 1, the resulting OVP threshold minimum is 8.6V,with Rset = $70K\Omega \pm 1\%$ , and the threshold accuracy is  $\pm 10\%$ .

Use Equation 1, the resulting OVP threshold maximum is 25.9V,with Rset =210K $\Omega$  ±1%, and the threshold accuracy is ±10%.

### Bidirectional Blocking

The AW32102 integrates two back-to-back MOSFETs, when the load switch between IN and OUT is open, IN and OUT is bidirectional blocking, thereby blocking any reverse current.

### Break Before Make Mechanism

A break before make mechanism will ensure the safety of the dual input sources. In autonomous mode, the IN 50ms debounce period is followed by at least 50ms break-before-make delay that allows time to discharging OUT until the V<sub>OUT</sub> invalid. The device keeps the switch open and the wireless receiver disable through pulling RXN high during the break-before-make delay.

A 10mA (or  $470\Omega$ ) pull-down at OUT is active during the break-before-make delay. The break-before-make delay is inactive when the IN is removed since UVLO is active and the load-switch is not powered. So the RXN goes low, and the wireless receiver will automatically be enabled again.



### **Mode Configure**

In application, the AW32102 can operate autonomously or be used as a slaver. At the end of the initialization of the device, if ENN is detected to be low, it is recognized as working in autonomous mode, otherwise in slave mode. Once ENN is pulled high in autonomous mode, it will transfer to slave mode.

### **Autonomous Mode**

In autonomous mode, the device has a higher priority than the wireless receiver to power the output. The device is automatically turned on and off according to the presence of IN input. If V<sub>IN</sub> is valid (V<sub>IN</sub>>V<sub>UVLO\_IN</sub>), after the debounce time of 50ms, RXN is pulled high by the internal resistor, which disables the wireless charging path. And then, the device discharges to IN and OUT ports until the 50ms full and V<sub>OUT</sub> invalid on the AUTO DISCH state. The switch is closed to provide the voltage from IN to OUT; Otherwise the switch is open and the discharge state is continued.

In OTG applications, if VouT is valid (VouT > VuVLO\_OUT), after the debounce time of 40µs and the initialization process, FLAGN will be released and pulled up through an internal pull-up resistor. So the system can close the switch by forcing FLAGN low which will provide the voltage from OUT to IN, and output RXN high. The system releases the FLAGN, and the internal pull-up resistor again pulls the FLAGN up and the RXN returns to low after the 50ms discharge time. If the RXN is connected to a wireless receiver, RXN=High can be used to turn off the wireless receiver.

### Slave Mode

In slave mode, the switch's state is controlled via the ENN pin, RXN and FLAGN work as output pins. In the case of  $V_{IN}$  keep valid in the debounce time of 50ms, the switch can be turned on through pulling low ENN, and the RXN goes high. The turn off process is opposite. In slave mode, the priority of the input power source between dual input devices is assigned by the system.

### **Concurrent OTG Mode**

The wireless receiver can provide a regulated 5V to OUT, not only for supplying the system but also to support OTG operation. This is referred to as concurrent OTG mode.

### FLAGN Logic

The FLAGN pin is a bidirectional input/output pin that controls the transition to and from OTG modes while in autonomous mode. When IN is disconnected (floating) and a valid OUT voltage is detected, the FLAGN pin serves as an output signal and FLAGN is logic high. Subsequently, the load switch can be activated by toggling the FLAGN to low, which triggers OTG mode by transitioning into the ON-state.

### Softstart

Both the switch between IN and OUT and the MOSFET between IN and VSNS turn on about 0.5ms soft start time which is designed to limit the peak inrush currents.

### **VSNS Indication**

The voltage at the IN port is to be sensed by the device and outputs to VSNS port, which will have to be clamped to protect the downstream components. The VSNS clamp voltage output of 5V typical. It can support



40mA to external loads. Once IN exceeds UVLO, it starts to output. It will be turned off when an OTP event was detected.




Figure 24 VSNS indication of the AW32102

### VSNS Short Protection

When VSNS is short to ground, the IN to VSNS current is limited to prevent the device burning.

### Thermal Shutdown Protection

When the junction temperature rises to approximately 150°C, thermal shutdown(TSD) protection turns off the load switch for cooling the device until the junction temperature falls to approximately 130°C.

If the current mode is autonomous mode, once TSD happened, the device will enter TSD AUTO state, and if it is in temperature, the device will exit to AUTO READY state. Similarly in slave mode, the device enters TSD SLAVE state and exits to SLAVE READY state.

### Flow Diagram

The operation of the state machine of the AW32102 exhibits in the below flow diagram. In combination with the label definitions as listed in the table afterwards, it provides more details on the above described behavior. The state machine can only operate if the AW32102 is sufficiently supplied from either IN or OUT. In both cases, the voltage will have to be above the under voltage lockout threshold. In case the internal circuit is not or no longer supplied, the state machine is in the OFF state.






Figure 25 Logic State Diagram

### Table1 The Description of The Labels

Label	Description
Loss of Power	Both IN and OUT below the UVLO threshold.
Power Up	IN and/or OUT above the UVLO threshold.
Enable	ENN pin is low, debounced for TDEB_IL.
Disable	ENN pin is high, debounced for T <sub>DEB_IL</sub> .
Valid V <sub>IN</sub>	IN above the V <sub>UVLO_IN</sub> debounced for T <sub>DEB_IN</sub> , the voltage at OUT is a don't care.
Invalid V <sub>IN</sub>	Inverted signal of 'Valid V <sub>IN</sub> '.
Valid V <sub>OUT</sub>	OUT above the V <sub>UVLO_OUT</sub> debounced for T <sub>DEB_OUT</sub> .
Invalid V <sub>OUT</sub>	Inverted signal of 'Valid V <sub>OUT</sub> '.
Vout Discharged	OUT below the UVLO threshold, no debounce.
OTG Enable	FLAGN pin is forced low by the system while FLAGN was pulled high by the device, debounced for $T_{\text{DEB\_IL.}}$
OTG Disable	FLAGN pin is released by the system and FLAGN is pulled up by the device, debounced for T <sub>DEB_IL</sub> .
Out of Temp	Die temperature exceeds thermal shutdown threshold.
In Temp	Die temperature falls below thermal shutdown threshold.



	Aug. 2027 V I
T <sub>INIT</sub>	Power up and initialization duration.
T <sub>DIS</sub>	Discharge duration.
OFF	Device is not powered.
	ENN don't care, switch open, RXN and FLAGN low.
INIT	Startup of the device including analog and digital blocks and reading of OTP fuses.
	Duration TilNIT.
TSD SLAVE	ENN don't care, switch open, RXN high, FLAGN low.
	Entered from any slave state at out of Temp condition.
TSD AUTO	ENN low, switch open, RXN high, FLAGN low.
	Entered from any autonomous state at out of Temp condition.
	ENN low, switch open, RXN and FLAGN low.
AUTO READY	Autonomous mode is detected during INIT state. Can also be entered from AUTO
	DISCH (if invalid V <sub>IN</sub> ).
	ENN low, switch open, RXN high, FLAGN low.
AUTO DISCH	A 'Valid V <sub>IN</sub> ' is detected, discharge load activated on OUT and IN, minimum duration
	T <sub>DIS</sub> . The 'V <sub>OUT</sub> Discharged' condition must be met before exiting for AUTO ON (verification done for safety reasons).
	ENN low, switch closed, RXN high, FLAGN low.
AUTO ON	Under normal conditions this state is only exited upon loss of power (eg. USB
	removal).
0.70 DEADY	ENN low, switch open, RXN low, FLAGN high.
OTG READY	A 'Valid Vout' is detected.
OTO ON	ENN low, switch closed, RXN high, FLAGN forced low by the system.
OTG ON	An 'OTG enable' condition is detected.
OTO DISCUI	ENN low, switch open, RXN high, FLAGN high (no longer forced low by the system).
OTG DISCH	Discharge load activated on OUT and IN duration T <sub>DIS</sub> , exited for OTG READY.
	ENN high, switch open, RXN and FLAGN low.
SLAVE READY	Slave mode is detected during INIT state. Can also be entered from certain
	autonomous states if ENN toggled high after the INIT state.
OTG SLAVE	ENN high, switch open, RXN low, FLAGN high.
READY	A 'Valid Vout' is detected.
SLAVE ON	ENN low, switch closed, RXN high, FLAGN low.
Exit	While in one of the autonomous states, ENN is toggled to high, which leads to an Exit
	to a slave state. The device will enter the SLAVE READY state at first.



### **Timing Diagrams**

Figure 26 through Figure 31 show autonomous mode and slave mode timing diagrams.

In autonomous mode (ENN=Low), a  $T_{DEB\_IN}$ =50ms debounce time followed by 50ms discharge time, and TSSTART soft-start delay are applied when the  $V_{IN}$ > $V_{UVLO\_IN}$  is detected. If the  $V_{OUT}$ > $V_{UVLO\_OUT}$  is detected,  $V_{OUT}$  is valid and a debounce delay of  $T_{DEB\_OUT}$ =40 $\mu$ s begins.




Figure 26 Autonomous Mode Timing: Insertion and Removal of IN Input




Figure 27 Autonomous Mode Timing: Dual Input with IN Insertion and Removal



In application of OTG, it is necessary to wait for the VP pin voltage to stabilize before lowering FLAGN to enable OTG.






Figure 28 Autonomous Mode Timing: Application of OTG, Enable and Disable

In slave mode, the on/off state of the load switch is determined by the ENN logic input pin that is tied to the system logic I/O. It is necessary to wait for the VP pin voltage to stabilize before lowering ENN to enable load switch.




Figure 29 Slave Mode Timing: Application of IN input, Enable and Disable




Figure 30 Slave Mode Timing: Application of OTG, Enable and Disable



# **PCB Layout Consideration**

To obtain the optimal performance of AW32102, PCB layout should be considered carefully. Here are some guidelines:

- 1. All the peripherals should be placed as close to the device as possible, especially C<sub>IN</sub>, C<sub>OUT</sub> and C<sub>VSNS</sub>. For example, Place the input capacitor C<sub>IN</sub> on the top layer (same layer as the AW32102) and close to IN pin.
- 2. The AW32102 integrate an up to 5A rated MOSFET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the R<sub>0JA</sub> of the package can be decreased, allowing higher power dissipation.
- 3. Use rounded corners on the power trace from the power supply connector to AW32102 to decrease EMI coupling.





Figure 31 External Components Placements and PCB Layout Example



# **Tape And Reel Information**

# REEL DIMENSIONS 0



- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
  K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
  P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
  P2: Pitch between sprocket hole
- D1: Reel Diameter D0: Reel Width

# Pin 1 Sprocket Holes User Direction of Feed

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pocket Quadrants


### DIMENSIONS AND PIN1 ORIENTATION


D1	D0	A0	В0	K0	P0	P1	P2	W	Din4 Oundrant
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Pin1 Quadrant
179.00	9.00	1.87	2.31	0.74	2.00	4.00	4.00	8.00	Q2

All dimensions are nominal


# **Package Description**

awinic





## **Land Pattern Data**





NON-SOLDER MASK DEFINED

SOLDER MASK DEFINED

Unit: mm



Revision History

Version	Date	Change Record
V1.0	Jan. 2021	Datasheet V1.0 released.
V1.1	Aug. 2021	Updated the Functional Block Diagram.     Add the I <sub>VSNS_LIM</sub> in the Electrical Characteristics table.
V1.2	Mar. 2022	1. Updated the V <sub>CLAMP_IN</sub> in the Electrical Characteristics table.
V1.3	Mar. 2022	1. Updated the IQ_IN、IDD_IN、IQ_OUT、IDD_OUT range in the Electrical Characteristics table.
V1.4	Nov.2022	<ol> <li>Updated the Pin 1 mark from a solid circle to a hollow circle in Configuration And Top Mark.</li> <li>Updated the T<sub>SSTART</sub> in the Electrical Characteristics table.</li> <li>Updated part of Figure 7, Figure 14 and Figure 17.</li> </ol>
V1.5	July.2024	1. Updated the V <sub>IH</sub> in the Electrical Characteristics table.(P7)
V1.6	Aug.2024	Add the control timing requirements in OTG mode. (P17)



### **Disclaimer**

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.