1.5A Ultra-small Load Switch with Slew Rate Control

Features

- Integrated P-channel MOSFET load switch
- Input voltage: 1V to 5.5V
- 1.5A maximum continuous switch current
- Switch on-resistance(typ.):

Rdson= $52m\Omega$ at VIN=5.5V

Rdson=57mΩ at VIN=4.2V

Rdson=64mΩ at VIN=3.3V

Rdson=76mΩ at VIN=2.5V

Rdson=100mΩ at VIN=1.8V

Rdson=164mΩ at VIN=1.2V

Rdson=230m Ω at VIN=1V

- Controlled slew rate to limit inrush currents
- Ultra-low shutdown current
- Internal EN pull-down resistor
- Quick Output Discharge(QOD)
- Full time Reverse Current Protection (RCP) for AW35113S
- WLCSP 0.618mm×0.618mm-4B package

Applications

Smartphones and Tablets Portable Devices

Wearables

Typical Application Circuit

Figure 1 Typical Application Circuit of AW35111S/AW35113S

1

General Description

The AW35111S/AW35113S integrates a $64m\Omega$ (typ.) P-channel MOSFET, which can operate over a wide input range of 1V to 5.5V. The AW35111S/AW35113S features output slew rate control, limiting inrush currents during turn-on to protect downstream devices.

In addition, AW35111S/AW35113S has QOD function which can prevent the output from floating when the switch is disabled.

There is a Reverse Current Protection(RCP) function for AW35113S when V_{OUT} is 33mV(typ.) greater than V_{IN} , which can prevent the current to flowing through the P-FET or the body diode.

The AW35111SCSR/AW35113SCSR is available in WLCSP 0.618mm×0.618mm-4B package.



Pin Configuration And Top Mark




Figure 2 Pin Configuration and Top Mark

Pin Definition

Pin	Name	Description
A1	OUT	Switch output
A2	IN	Switch input and power supply
B1	GND	Device ground
B2	EN	Switch control input, active high, internal 7.2M Ω pull down resistor



Functional Block Diagram




Figure 3 Functional Block Diagram

Typical Application Circuits




Figure 4 Typical Application Circuit of AW35111S/AW35113S

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW35111SCSR	-40°C ~ 85°C	WLCSP 0.618mm×0.618mm- 4B	1	MSL1	ROHS+HF	4500 units/ Tape and Reel
AW35113SCSR	-40°C ~ 85°C	WLCSP 0.618mm×0.618mm- 4B	2	MSL1	ROHS+HF	4500 units/ Tape and Reel



Absolute Maximum Ratings(NOTE1)

PARAMETE	RANGE							
Supply Voltage R	-0.3V to 6V							
Enable Voltage Range	EN	-0.3V to 6V						
Output Voltage Range	OUT	-0.3V to 6V						
Maximum Continuous Switch	n Current V _{IN} ≥ 1.5V	1.5A						
Maximum Continuous Switch Curren	t for $1.2V \le V_{IN} < 1.5V^{(NOTE 2)}$	1A						
Maximum Continuous Switch Curre	nt for $1V \le V_{IN} < 1.2V^{(NOTE 2)}$	0.5A						
Maximum Peak Switch Currer	2A							
Operating Free-air Tem	-40°C to 85°C							
P _D (Power Dissipation	0.81W							
Maximum Junction Ten	150°C							
Storage Tempera	-65°C to 150°C							
Lead Temperature (Solde	260°C							
	ESD							
HBM (Human Body M	±2kV							
CDM(Charged Device	±1.5kV							
	Latch-Up							
Latch-Up (NC	Lotab Llo (NOTE 6)							
Later-op	-IT: -200mA							

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: Limited by thermal design.

NOTE3: Limited by thermal design, and tested in 10ms width pulse current.

NOTE4: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test

method: ANSI/ESDA/JEDEC JS-001-2024.

NOTE5: All pins. Test Condition: ANSI/ESDA/JEDEC JS-002-2022.

NOTE6: Test Condition: JESD78F.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VIN	Input Voltage	1		5.5	V
V _{EN}	EN Voltage	0		5.5	٧
Vouт	Output Voltage	0		Vin	V
Cin	Input capacitance	0.1	1		μF
Соит	Output load capacitance ^(NOTE7)	0.1	1		μF

NOTE7: The Output load capacitance is the nominal value.

4



Electrical Characteristics

 $T_A = 25^{\circ}C$ unless otherwise noted. Typical values are guaranteed for $V_{IN} = 3.3V$, $C_{IN} = 1\mu F$, $I_{IN} \le 1.5A$.

PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
INPUT CURRENTS							
1111 01 00	JAKENIO		V _{IN} =V _{EN} =3.3V, I _{OUT} =0A, T _A =25°C		2		nA
			V _{IN} =V _{EN} =3.3V, I _{OUT} =0A, T _A =85°C		8		nA
		AW35111S	V _{IN} =V _{EN} =5.5V, I _{OUT} =0A, T _A =25°C		3		nA
	Input		V _{IN} =V _{EN} =5.5V, I _{OUT} =0A, T _A =85°C		15		nA
ΙQ	quiescent						
	current		V _{IN} =V _{EN} =3.3V, I _{OUT} =0A, T _A =25°C		350		nA
		AW35113S	V _{IN} =V _{EN} =3.3V, I _{OUT} =0A, T _A =85°C		400		nA
			V _{IN} =V _{EN} =5.5V, I _{OUT} =0A, T _A =25°C		610		nA
			VIN=VEN=5.5V, IOUT=0A, TA=85°C		730		nA
			V _{IN} =3.3V, V _{EN} =0V, T _A =25°C		16		nA
	Shutdown current from IN to GND	AW35111S	V _{IN} =3.3V, V _{EN} =0V, T _A =85°C		1000		nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =25°C		35		nA
I _{SD}			V _{IN} =5.5V, V _{EN} =0V, T _A =85°C		1650		nA
105		AW35113S	V _{IN} =3.3V, V _{EN} =0V, T _A =25°C		275		nA
			V _{IN} =3.3V, V _{EN} =0V, T _A =85°C		750		nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =25°C		500		nA
			V _{IN} =5.5V, V _{EN} =0V, T _A =85°C		1550		nA
POWER S	SWITCH						
ILEAKEN	EN pin leakage current		V _{IN} =0V, V _{EN} =5.5V		700	1000	nA
Ren	EN pin pull down resistor		V _{IN} =5V, V _{EN} =0.4V		7.2		ΜΩ
R _{DIS}	Output discharge resistance	V _{IN} =5.0V	V _{IN} =5.0V, EN disable, I _{ΟUT} Sinking 2mA				Ω
		V _{IN} =5.5V, I _{OUT} =0.2A, T _A =25°C			52		
	Internal	V _{IN} =3.3V, I _{OUT} =0.2A, T _A =25°C			64		
R _{dson}	switch MOSFET	V _{IN} =1.8V, I _{OUT} =0.2A, T _A =25°C			100		mΩ
	on-state		=1.2V, I _{OUT} =0.2A, T _A =25°C		164		
	resistance	VIN=1.2V, IOUT=0.2A, TA=25°C			230		
		V IN- I V, 1001-0.2A, 1A-23 C					

Electrical Characteristics(Continues)

 $T_A = 25^{\circ}C$ unless otherwise noted. Typical values are guaranteed for $V_{IN} = 3.3V$, $C_{IN} = 1\mu F$, $I_{IN} \le 1.5A$.

PAR	AMETER	TEST CONDITIO	MIN	TYP	MAX	UNIT	
POWER S	SWITCH						
	Output rise		AW35111S		84		
t R	time		AW35113S		274		μs
4	Switch turn		AW35111S		90		
t _{ON}	on time	V_{IN} =3.3V, C_{OUT} =0.1 μ F, R_{OUT} =10 Ω for AW35111S	AW35113S		285		μs
4	Enable time	1001-1022 101 AVV 55 1110	AW35111S		50		
t _{EN}	Enable time	V _{IN} =3.3V, C _{OUT} =1μF,	AW35113S		160		μs
+ _	Output fall	R _{OUT} =30Ω for AW35113S	AW35111S		2		μs
t _F	time	Č	AW35113S		53		
t	Switch turn		AW35111S		2.5		
toff	off time		AW35113S		13		μs
V _{IH}	EN input high threshold level			1			٧
VIL	EN input low threshold level					0.4	٧
REVERSI	E CURRENT PR	OTECTION (RCP for AW35113S	5)				
V_{REV}	Reverse current voltage threshold	V _{IN} =3.3V, С _{ОUТ} =1µ	ıF		33		mV
V _{REV_HYS}	Reverse current voltage hysteresis	V _{IN} =3.3V, C _{OUT} =1μ		27		mV	
IREV_ACT	Reverse activation current	V _{IN} =3.3V, C _{OUT} =1μF, V _C		0.5		А	
I _{REV_PRO}	Reverse protection current	V _{OUT} - V _{IN} > V _{REV}		7.5		μΑ	



Timing Diagram





Figure 5 AW35111S/AW35113S Timing Diagram



Typical Characteristics


Ambient temperature is 25°C, C_{IN} = C_{OUT}=1µF, unless otherwise noted.






Typical Characteristics (continued)

Ambient temperature is 25°C, C_{IN} = C_{OUT}=1µF, unless otherwise noted.







Detailed Functional Description

The AW35111S/AW35113S integrates a high side P channel MOSFET, and provides a low on-resistance for a low voltage drop across the device. A controlled slew rate is used in applications to limit the inrush current. The part can be turned on, with a supply voltage from 1V to 5.5V.

Turn On/Off Control

awinic

Enable pin is an active high port for AW35111S/AW35113S. The device is closed when EN pin is tied low or pulled down by internal $7.2M\Omega$ resistor, forcing PMOS switch off. The IN/OUT path is activated with a minimum of V_{IN} of 1V and EN forced to high level.

 EN
 IN to OUT
 OUT to GND

 Low
 OFF
 ON

 High
 ON
 OFF

Table 1. Functional Table

Slew Rate Control

When the switch is enabled, the device regulates the gate voltage of MOSFET, and controls the V_{OUT} slew rate during t_R to avoid a large input inrush current. The feature reduces the interference to the power supply.

Quick Output Discharge

The AW35111S/AW35113S includes the Quick Output Discharge (QOD) feature, in order to discharge the application capacitor connected on OUT pin. When EN pin is disabled, a discharge resistance with a typical value of 88Ω is connected between the output and ground, pull down the output and prevent it from floating when the device is disabled.



Full-Time Reverse Current Protection

The AW35113S include the Reverse Current Protection (RCP) function, which can prevent the current to flowing through the P-FET or the body diode when VouT greater than VIN. Whatever the switch is on or off, the AW35113S always have this function. When V_{OUT}-V_{IN} greater than V_{REV}, the internal comparator quickly turns off the switch, in order to prevent large reverse current from V_{OUT} to V_{IN} . The switch will return to normal operation once the reverse voltage scenario disappeared.

The IREV ACT parameter in the Figure 19 can be calculated by the following formula




Figure 19 Reverse Current Test

Application Information

INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device, the actual capacitance should be optimized for the particular application. For all applications, a 1µF or greater ceramic bypass capacitor between V_{IN} and GND is recommended as close to the device as possible. This precaution reduces ringing on the input due to power supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long inductive cables are used to connect the evaluation board to the bench power-supply.


Placing a high value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.



PCB Layout Consideration

The AW35111S/AW35113S is low ON-Resistance load switch, to obtain the optimal performance, PCB layout should be considered carefully. Here are some guidelines:

- 1. All the peripherals should be placed as close to the device as possible. Place the input capacitor C_{IN} on the top layer (same layer as the AW35111S/AW35113S) and close to IN pin, and place the output capacitor C_{OUT} on the top layer (same layer as the AW35111S/AW35113S) and close to OUT pin.
- 2. The AW35111S/AW35113S integrates an up to 1.5A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R\theta_{JA}$ of the package can be decreased, allowing higher power dissipation. Blue bold paths in Figure 20 are power lines that will flow large current, please route them on PCB as straight, wide and short as possible.
- 3. Use rounded corners on the power trace from the power supply connector to AW35111S/AW35113S to decrease EMI coupling.







るWinic 上海艾为电子技术股份有限公司 shanghai awinic technology co., Itd

Tape And Reel Information


WLCSP 0.618mm*0.618mm-4B





- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter
- D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION


D1				K0			P2		Pin1 Quadrant
(mm)	FIIII Quadrant								
						4.00			Q1

All dimensions are nominal




Package Description


WLCSP 0.618mm*0.618mm-4B



Top View



Side View




Bottom View

Unit: mm

Land Pattern Data

WLCSP 0.618mm*0.618mm-4B

NON-SOLDER MASK DEFINED





Unit: mm

SOLDER MASK DEFINED



Revision History

Version	Date	Change Record
V1.0	Apr. 2025	Officially released



上海艾万电子技术股份有限公司 shanghai awinic technology co., Itd.

Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.