

# I<sup>2</sup>S/TDM Input, High Efficiency, 15V BOOST Digital Smart K Audio Amplifier

## FEATURES

- **Smart amplifier with total efficiency up to 89%**
- **Output noise:**
  - **Speaker mode: 9 $\mu$ V**
  - **Receiver mode: 5.5 $\mu$ V**
- **THD+N: 0.02%**
- **Speaker Voltage and Current monitor and feedback with I<sup>2</sup>S/TDM interface**
- **Power Saving Mode (PSM)**
- Supports 4 $\Omega$  Speaker
- Extensive Pop-Click Suppression
- Volume control (from -96dB to 0dB)
- I<sup>2</sup>S/TDM interface:
  - I<sup>2</sup>S, Left-Justified and Right-Justified
  - Supports 1/2/4/6/8/16 slots TDM
  - Input Sample Rates from 8kHz to 192kHz
  - Data Width: 16, 20, 24, 32 Bits
- Ultrasonic support with sample frequency  $\geq$  48kHz(48kHz/96kHz/192kHz)
- I<sup>2</sup>C-bus control interface( $\leq$ 1MHz)
- Power Supplies:
  - VBAT: 2.3V-5.5V
  - DVDD: 1.65V~1.95V
  - VDDIO: 1.2V / 1.8V
- Battery Brown Out Protection
- Short-Circuit Protection, Over-Temperature Protection, Under-Voltage Protection and Over-Voltage Protection
- WLCSP 2.33mm x 2.33mm -36B Package

## APPLICATIONS

- Mobile phones
- Tablets
- Portable Audio Devices

## DESCRIPTION

The AW88480 is an I<sup>2</sup>S/TDM input, high efficiency digital Smart K audio amplifier with an integrated 15V smart boost converter. Due to its 5.5 $\mu$ V noise floor and ultra-low distortion, clean listening is guaranteed. It can deliver 9W output power into an 8 $\Omega$  speaker at a battery voltage of 3.8V.

The AW88480 integrates a high-efficiency smart boost converter as the Class-D amplifier supply rail. The output voltage of boost converter can be adjusted smartly according to the input amplitude, which extremely improves the efficiency without clipping distortion.


The AW88480 features high RF suppression and eliminates TDD noise completely benefited from the digital audio input interface. General settings are communicated via an I<sup>2</sup>C-bus interface, and the device address is configurable.

The AW88480 offers Short Circuit Protection, Over-Temperature Protection, Under-Voltage Protection and Over-Voltage Protection to protect the device.

The AW88480 features Power Saving Mode (PSM), a feature developed specifically for batteries life extension, which helps reduce power consumption and noise during small output. By switching output power rail according to different input amplitude, system can achieve a better performance of efficiency and noise.

AW88480CSR features Power Off Sound(POS) and Low Power Mode(LPM), a feature developed for self-tone generation and power save.

## PIN CONFIGURATION AND TOP MARK



68CZ: AW88480CSR

XXXX/XXXX/XXXX/XXXX: Production Tracing Code


Figure 1 AW88480 pin diagram top view and device marking

## PIN DESCRIPTION

| Pin No       | Pin Name | Description   |
|--------------|----------|---|
| A1           | BCK      | I2S/TDM bit clock input.  |
| A2           | WCK      | I2S word clock or TDM frame sync.   |
| A3, C2,C4,C5 | GND      | Digital ground.   |
| A4           | VDDIO    | I/O supply voltage.(1.8V or 1.2V)   |
| A5           | SDA      | I2C data Pin.   |
| A6           | VLDO     | Internal LDO regulator output.  |
| B1           | DATAO    | I2S/TDM serial data output.   |
| B2           | DATAI    | I2S/TDM serial data input.  |
| B3           | INTN     | Active low interrupt pin.   |
| B4           | AD1      | I2C address pin LSB.  |
| B5           | AD2      | I2C address pin LSB+1.  |
| B6           | SCL      | I2C clock pin.  |
| C1           | VBAT     | Battery power supply input. Connect to 2.3V to 5.5V supply and decouple with a cap. |

| Pin No     | Pin Name | Description  |
|------------|----------|--|
| C3         | RSTN     | Active low reset pin.                                |
| C6         | DVDD     | Low power supply volage for D-class & digital block. |
| D1, D2, D3 | BGND     | Booster ground.                                      |
| D4,D5, D6  | PGND     | Power ground.  |
| E1, E2, E3 | SW       | Boost converter switch input.                        |
| E4         | POS/LPM  | POS and LPM function control IO.                     |
| E5         | VSN      | Negative output voltage feedback.                    |
| E6         | VSP      | Positive output voltage feedback.                    |
| F1, F2, F3 | VBST     | Boost converter switch output.                       |
| F4         | VREG     | High-side gate CP regulator output.                  |
| F5         | VON      | Negative output.                                     |
| F6         | VOP      | Positive output.                                     |
| A1         | BCK      | I2S/TDM bit clock input.                             |

**FUNCTIONAL BLOCK DIAGRAM**



**Figure 2 FUNCTIONAL BLOCK DIAGRAM**

APPLICATION DIAGRAM




Figure 3 AW88480 Application Circuit

**Note:** Traces carry high current are marked in red in the above figure

All trademarks are the property of their respective owners.

**ORDERING INFORMATION**

| Product Type | Temperature | Package                        | Device Marking | Moisture Sensitivity Level | Environmental Information | Delivery Form                |
|--------------|-------------|--------------------------------|----------------|----------------------------|---------------------------|------------------------------|
| AW88480CSR   | -40°C~85°C  | WLCSP<br>2.33mmX2.33<br>mm-36B | 68CZ           | MSL1                       | ROHS+HF                   | 4500 units/<br>Tape and Reel |

Awinic Confidential

**ABSOLUTE MAXIMUM RATING<sup>(NOTE1)</sup>**

| Parameter  | Range                       |
|--|-----------------------------|
| Battery Supply Voltage $V_{VBAT}$                    | -0.3V to 7V                 |
| Digital Supply Voltage $V_{DVDD}$                    | -0.3V to 2V                 |
| Digital Supply Voltage $V_{VDDIO}$                   | -0.3V to 2V                 |
| Boost output voltage $V_{VBST}$                      | -0.3 to 17V                 |
| Boost SW pin voltage                                 | -0.3 to $V_{VBST}$ (Note 2) |
| VOP/VON pin voltage                                  | -0.3 to $V_{VBST}$ (Note 2) |
| Minimum load resistance $R_L$                        | 3.2 $\Omega$                |
| Package Thermal Resistance $\theta_{JA}$             | 58°C/W                      |
| Ambient Temperature Range                            | -40°C to 85°C               |
| Maximum Junction Temperature $T_{JMAX}$              | 165°C                       |
| Storage Temperature Range $T_{STG}$                  | -65°C to 150°C              |
| Lead Temperature (Soldering 10 Seconds)              | 260°C                       |
| ESD Rating (Note 3,4)                                |                             |
| HBM (Human Body Model)                               | ±2000V                      |
| CDM (Charge Device Model)                            | ±500V                       |
| Latch-up   |                             |
| Test Condition: JEDEC STANDARD NO.78E SEPTEMBER 2016 | +IT: 200mA<br>-IT: -200mA   |

**Note 1:** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**Note 2:** Using demo board, with a 1mm wire/PCB track length, SW/VOP/VON pins can handle -5V and +18V transients for less than 5ns without damaging the chip.

**Note 3:** The human body model is a 100pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin. Test method: MIL-STD-883J Method 3015.9

**Note 4:** Test method: JEDEC EIA/JESD22-C101F

## ELECTRICAL CHARACTERISTICS

## CHARACTERISTICS

Test condition:  $T_A=25^{\circ}\text{C}$ ,  $V_{BAT}=3.8\text{V}$ ,  $V_{DDIO}=1.8\text{V}$ ,  $DVDD=1.8\text{V}$ ,  $V_{BST}=15\text{V}$ ,  $R_L=8\Omega+33\mu\text{H}$ ,  $f=1\text{kHz}$ (unless otherwise noted)

| Symbol         | Description                          | Test Conditions  | Min <sup>(Note1)</sup> | Typ.                   | Max <sup>(Note1)</sup> | Units         |
|----------------|--------------------------------------|--|------------------------|------------------------|------------------------|---------------|
| $V_{VBAT}$     | Battery supply voltage               | On pin VBAT  | 2.3                    | 3.8                    | 5.5                    | V             |
| $V_{DVDD}$     | Digital supply voltage               | On pin DVDD  | 1.65                   | 1.8                    | 1.95                   | V             |
| $V_{VDDIO}$    | IO supply voltage                    | On pin VDDIO   | 1.1                    | 1.2                    | 1.3                    | V             |
|                |                                      |  | 1.65                   | 1.8                    | 1.95                   | V             |
| $I_{VBAT}$     | Battery supply current               | Operating mode(Noise-Gate off, I2S signal input 0)   |                        | 2.4                    | 5                      | mA            |
|                |                                      | Operating mode(Noise-Gate on, I2S signal input 0)  |                        | 0.8                    |                        | mA            |
|                |                                      | LPM mode(LPM on)   |                        | 5                      |                        | $\mu\text{A}$ |
|                |                                      | Standby mode   |                        | 2                      | 10                     | $\mu\text{A}$ |
|                |                                      | Power down mode  |                        | 0.5                    | 2                      | $\mu\text{A}$ |
| $I_{DVDD}$     | Digital supply current               | Operating mode(Noise-Gate off, I2S signal input 0dB)   |                        | 2.4                    | 6                      | mA            |
|                |                                      | Operating mode(Noise-Gate on, I2S signal input 0)  |                        | 1.6                    |                        | mA            |
|                |                                      | LPM mode(LPM on)   |                        | 30                     |                        | $\mu\text{A}$ |
|                |                                      | Standby mode   |                        | 5                      | 10                     | $\mu\text{A}$ |
|                |                                      | Power down mode  |                        | 1                      | 2                      | $\mu\text{A}$ |
| <b>Boost</b>   |                                      |  |                        |                        |                        |               |
| $V_{VBST}$     | Boost output voltage                 | $R_L=8\text{ohm}, V_{BAT}=3.8\text{V}$   |                        | 15 <sup>(Note2)</sup>  |                        | V             |
|                | Boost output voltage step            |  |                        | 62.5                   |                        | mV            |
| $I_{L\_PEAK}$  | Inductor peak current limit range    |  |                        | 4.3 <sup>(Note2)</sup> |                        | A             |
|                | Inductor peak current limit accuracy |  | -5                     |                        | 5                      | %             |
| $F_{BST}$      | Operating Frequency                  | $f_s = 48\text{kHz}$   | 0.5                    |                        | 2                      | MHz           |
| $N_{steps}$    | Boost maximum steps level            |  |                        | 256                    |                        | steps         |
| <b>Class-D</b> |                                      |  |                        |                        |                        |               |
| $R_{dson}$     | Drain-Source on-state resistance     | High side MOS + Low side MOS   | 250                    | 340                    | 450                    | m $\Omega$    |
| $P_o$          | Speaker Output Power                 | $R_L=8\text{ohm}, \text{frequency}=1\text{KHz}$<br>THD+N=1%, $V_{BAT}=3.8\text{V}$ ,<br>L boost=1 $\mu\text{H}$ , $V_{BST}$<br>cap=30 $\mu\text{F}$ , $I_{bat}=4.3\text{A peak}$ |                        | 6.3                    |                        | W             |

| Symbol            | Description                                | Test Conditions   | Min <sup>(Note1)</sup> | Typ. | Max <sup>(Note1)</sup> | Units |
|-------------------|--|---|------------------------|------|------------------------|-------|
| Po                | Speaker Output Power                       | RL=8ohm,frequency=1KHz<br>THD+N=1%, VBAT=4.4V,L<br>boost=1uH, VBST<br>cap=30uF,lbat=4.3A peak             |                        | 7.2  |                        | W     |
|                   |  | RL=8ohm,frequency=1KHz<br>THD+N=1%, VBAT=3V,L<br>boost=1uH, VBST<br>cap=30uF,lbat=4.3A peak               |                        | 4.6  |                        | W     |
| THD+N             | Total harmonic distortion plus noise       | f=1kHz,Po=0.5W,RL=8ohm  |                        | 0.02 |                        | %     |
| DNR               | Dynamic Range                              | SPK,-60dBFS Method, A-weighting   |                        | 115  |                        | dB    |
|                   |  | RCV,-60dBFS Method, A-weighting   |                        | 105  |                        | dB    |
| SNR               | Signal-to-noise ratio                      | VBAT=3.8V, VBST =12V,<br>RL=8Ω+33μH,A-weighting   |                        | 118  |                        | dB    |
| F <sub>ramp</sub> | Frequency response flatness                | SPK(20-20KHz),Po=1W   |                        | 0.5  |                        | dB    |
|                   |  | RCV(20-20KHz),Po=0.5W   |                        | 0.5  |                        | dB    |
| E <sub>N</sub>    | RCV mode, ultrasonic wave                  | A-weighting, RL=8ohm,<br>fs=48kHz,Gain=6dB,fin=23kHz,<br>signal level=-20dBFS,noise<br>bandwidth=20-16kHz |                        | 14   |                        | μV    |
|                   | Speaker Mode Output noise(Noise-Gate off)  | A-weighting, RL=8ohm,<br>fs=48kHz,Gain=17dB   |                        | 9    |                        | μV    |
|                   | Receiver Mode Output noise(Noise-Gate off) | A-weighting, RL=8ohm,<br>fs=48kHz,Gain=6dB  |                        | 5.5  |                        | μV    |
| VOS               | Output offset voltage                      | I2S signal input 0  | -1                     |      | 1                      | mV    |
| F <sub>PWM</sub>  | Class-D PWM Switching frequency            | Sample Rate: 8k~192kHz  |                        | 384  | 768                    | kHz   |
| η                 | Total efficiency (Boost + Class-D)         | Po=0.05W,f=1kHz,<br>RL=8Ω,VBAT=4.4V   |                        | 75   |                        | %     |
|                   |  | Po=0.1W,f=1kHz,<br>RL=8Ω,VBAT=4.4V  |                        | 84   |                        | %     |
|                   |  | Po=0.5W,f=1kHz,<br>RL=8Ω,VBAT=4.4V  |                        | 92   |                        | %     |
|                   |  | Po=1W,f=1kHz,<br>RL=8Ω,VBAT=4.4V  |                        | 89   |                        | %     |
|                   |  | Po=3W,f=1kHz,<br>RL=8Ω,VBAT=4.4V  |                        | 87   |                        | %     |
|                   |  | Po=0.05W,f=1kHz,<br>RL=4Ω,VBAT=4V   |                        | 73   |                        | %     |
|                   |  | Po=0.1W,f=1kHz,<br>RL=4Ω,VBAT=4V  |                        | 81.5 |                        | %     |
|                   |  | Po=0.5W,f=1kHz,<br>RL=4Ω,VBAT=4V  |                        | 91   |                        | %     |

| Symbol                             | Description                   | Test Conditions  | Min <sup>(Note1)</sup>   | Typ. | Max <sup>(Note1)</sup>   | Units |
|------------------------------------|-------------------------------|--|--------------------------|------|--------------------------|-------|
|                                    |                               | P <sub>O</sub> =1W, f=1kHz,<br>R <sub>L</sub> =4Ω, V <sub>BAT</sub> =4V  |                          | 94   |                          | %     |
|                                    |                               | P <sub>O</sub> =3W, f=1kHz,<br>R <sub>L</sub> =4Ω, V <sub>BAT</sub> =4V  |                          | 88   |                          | %     |
| PSRR                               | Power supply rejection ratio  | From V <sub>BAT</sub> , Speaker mode,<br>no input signal, V <sub>BAT</sub> =3.8V,<br>V <sub>p-p_sin</sub> =200mV, 217Hz  |                          | 89   |                          | dB    |
|                                    |                               | From V <sub>BAT</sub> , Receiver mode,<br>no input signal, V <sub>BAT</sub> =3.8V,<br>V <sub>p-p_sin</sub> =200mV, 217Hz |                          | 93   |                          | dB    |
| <b>Voltage &amp; Current Sense</b> |                               |  |                          |      |                          |       |
| V-Sense ADC                        | bits                          | I2S/TDM Bus, 16/24/32bit   |                          | 16   |                          | Bits  |
|                                    | THD+N                         | R <sub>L</sub> =8ohm 33uH, P <sub>out</sub> =1W  |                          | -65  |                          | dB    |
|                                    | DNR                           | R <sub>L</sub> =8ohm 33uH, Test Signal=-60dBFS, 1KHz   |                          | 76   |                          | dB    |
|                                    | Noise                         | R <sub>L</sub> =8ohm 33uH, Test Signal=silence, A weighting  |                          | -84  |                          | dB    |
|                                    | Full-Scale                    | R <sub>L</sub> =8ohm 33uH, Test Signal=0dBFS 1KHz;   |                          | 23.4 |                          | V     |
| I-Sense ADC                        | bits                          | I2S/TDM Bus, 16/24/32bit   |                          | 16   |                          | Bits  |
|                                    | THD+N                         | R <sub>L</sub> =8ohm 33uH, P <sub>out</sub> =1W  |                          | -50  |                          | dB    |
|                                    | DNR                           | R <sub>L</sub> =8ohm 33uH, Test Signal=-60dBFS, 1KHz   |                          | 71   |                          | dB    |
|                                    | Noise                         | R <sub>L</sub> =8ohm 33uH, Test Signal=silence   |                          | -80  |                          | dB    |
|                                    | Full-Scale                    | R <sub>L</sub> =8ohm 33uH, Test Signal=0dBFS 1KHz;   |                          | 3.25 |                          | V     |
| Linear accuracy                    | V,I Sensor linear accuracy    | R <sub>L</sub> =8ohm 33uH, P <sub>out</sub> =1W  |                          | 2    |                          | %     |
| V/I FR                             | V/I Sensor Frequency Response | Frequency from 20Hz to 6kHz,<br>Reload = 8ohm,33uH   |                          | 0.5  |                          | dB    |
| <b>Digital Logical Interface</b>   |                               |  |                          |      |                          |       |
| V <sub>IL</sub>                    | Logic input low level         | BCK, WCK, DATAI,<br>RSTN, SCL, SDA, AD1, AD2<br>Pins   |                          |      | 0.3 x V <sub>VDDIO</sub> | V     |
| V <sub>IH</sub>                    | Logic input high level        |  | 0.7 x V <sub>VDDIO</sub> |      |                          | V     |
| V <sub>OL</sub>                    | Logic output low level        | I <sub>OUT</sub> =4mA  |                          |      | 0.4                      | V     |
| V <sub>OH</sub>                    | Logic output high level       | I <sub>OUT</sub> =-4mA   | V <sub>VDDIO</sub> - 0.4 |      | V <sub>VDDIO</sub>       | V     |

| Symbol            | Description                                    | Test Conditions | Min <sup>(Note1)</sup> | Typ.                    | Max <sup>(Note1)</sup> | Units |
|-------------------|--|-----------------|------------------------|-------------------------|------------------------|-------|
| <b>Protection</b> |  |                 |                        |                         |                        |       |
| T <sub>SD</sub>   | Over temperature protection threshold          |                 |                        | 150                     |                        | °C    |
| T <sub>SDR</sub>  | Over temperature protection recovery threshold |                 |                        | 140                     |                        | °C    |
| UVP               | Under-voltage protection voltage               |                 |                        | 1.95 <sup>(Note3)</sup> |                        | V     |
|                   | Under-voltage protection hysteresis voltage    |                 |                        | 100                     |                        | mV    |

**Note1:** Minimum and/or maximum limit not mentioned is guaranteed by design and by statistical analysis of device characterization data. The specification is not guaranteed by production testing.

**Note2:** Registers are adjustable; Refer to the list of registers.

**Note3:** Under-voltage protection voltage is set by register.

I<sup>2</sup>C INTERFACE TIMING

| Parameter |                     |   | Fast mode |      |      | Fast mode plus |      |      | Units |
|-----------|---------------------|---|-----------|------|------|----------------|------|------|-------|
| No        | Sym                 | Name  | Min       | Typ. | Max  | Min            | Typ. | Max  |       |
| 1         | f <sub>SCL</sub>    | SCL Clock frequency                         |           |      | 400k |                |      | 1M   | Hz    |
| 2         | t <sub>LOW</sub>    | SCL Low level Duration                      | 1.3       |      |      | 0.5            |      |      | μs    |
| 3         | t <sub>HIGH</sub>   | SCL High level Duration                     | 0.6       |      |      | 0.26           |      |      | μs    |
| 4         | t <sub>RISE</sub>   | SCL, SDA rise time                          |           |      | 0.3  |                |      | 0.12 | μs    |
| 5         | t <sub>FALL</sub>   | SCL, SDA fall time                          |           |      | 0.3  |                |      | 0.12 | μs    |
| 6         | t <sub>SU:STA</sub> | Setup time SCL to START state               | 0.6       |      |      | 0.26           |      |      | μs    |
| 7         | t <sub>HD:STA</sub> | (Repeat-start) Start condition hold time    | 0.6       |      |      | 0.26           |      |      | μs    |
| 8         | t <sub>SU:STO</sub> | Stop condition setup time                   | 0.6       |      |      | 0.26           |      |      | μs    |
| 9         | t <sub>BUF</sub>    | the Bus idle time START state to STOP state | 1.3       |      |      | 0.5            |      |      | μs    |
| 10        | t <sub>SU:DAT</sub> | SDA setup time                              | 0.1       |      |      | 0.05           |      |      | μs    |
| 11        | t <sub>HD:DAT</sub> | SDA hold time                               | 10        |      |      | 10             |      |      | ns    |




Figure 4 SCL and SDA timing relationships in the data transmission process




Figure 5 The timing relationship between START and STOP state

## DIGITAL AUDIO INTERFACE TIMING

| Parameter Name |                                 | Min            | Typ. | Max                        | Units |
|----------------|---------------------------------|----------------|------|----------------------------|-------|
| $f_s$          | sampling frequency, on pin WCK  | 8              |      | 192 <sup>(Note1)</sup>     | kHz   |
| $f_{bck}$      | Bit clock frequency, on pin BCK | $16 \cdot f_s$ |      | 12.288M <sup>(Note1)</sup> | Hz    |
| $t_{su}$       | WCK, DATAI Setup time to BCK    | 10             |      |                            | ns    |
| $t_h$          | WCK, DATAI hold time to BCK     | 10             |      |                            | ns    |
| $t_d$          | DATAO output delay time to BCK  |                |      | 50                         | ns    |

**Note 1:** Test condition:  $VDDIO=1.8V$ ; The BCK frequency  $f_{bck}$  is determined by sampling frequency, slot number and slot length, please make sure  $f_{bck}$  is less than 12.288MHz.








Figure 6 Digital Audio Interface Timing

TYPICAL CHARACTERISTIC CURVES


THD+N VS. FREQUENCY






THD+N VS. FREQUENCY




THD+N VS. OUTPUT POWER




THD+N VS. OUTPUT POWER




EFFICIENCY VS. OUTPUT POWER




EFFICIENCY VS. OUTPUT POWER




EFFICIENCY VS. OUTPUT POWER




EFFICIENCY VS. OUTPUT POWER



VBAT PSRR VS. FREQUENCY



VBAT PSRR VS. FREQUENCY



Awinic Confidential

## DETAIL FUNCTIONAL DESCRIPTION

### POWER ON RESET

The device provides a power-on reset feature that is controlled by VBAT, DVDD and VDDIO supply voltage. When the VBAT supply voltage raises from 0V to 1.5V, DVDD supply voltage raises from 0V to 1.2V and VDDIO supply voltage raises from 0V to 0.9V, the internal reset signal will be generated to perform a power-on reset operation, which will reset all circuits and configuration registers.

### OPERATION MODE

The device supports 6 operation modes.

| Mode            | Condition  | Description   |
|-----------------|--|---|
| Power-Down      | $V_{VBAT} < 1.5V$<br>$V_{DVDD} < 1.2V$<br>$V_{VDDIO} < 0.9V$   | Power supply is not ready, chipset is power down.   |
| Stand-By        | $V_{VBAT} > V_{UVL}$<br>$V_{DVDD} > 1.65V$<br>$V_{VDDIO} > 1V$ | Power supply is ready, most parts of the device are power down for low power consumption except I <sup>2</sup> C interface                    |
| Operating       | PWDN = 0   | Amplifier is fully operating  |
| Power off Sound | POS active   | Turn on the Power off Sound function by configuring the register and then back to Stand-By mode, POS pin pull high enter Power off Sound mode |
| LPM Status      | LPM active   | Turn on the LPM function by configuring the register, LPM pin pull high enter LPM mode  |




Figure 7 Device operating modes transition

## POWER-DOWN MODE

The device switches to power-down mode when any of the following events occurred:

- $V_{\text{VBAT}} < 1.5 \text{ V}$
- $V_{\text{DVDD}} < 1.2 \text{ V}$
- $V_{\text{VDDIO}} < 0.9 \text{ V}$
- RSTN pin goes LOW

In this mode, all circuits inside this device will be shut down except the power-on-reset circuit. I<sup>2</sup>C interface isn't accessible in this mode, and all of the internal configurable registers are cleared.

The device will jump out of the power-down mode automatically when all of the supply voltages are OK:

$V_{\text{VBAT}} > V_{\text{UVL}}$ ,  $V_{\text{DVDD}} > 1.65 \text{ V}$ ,  $V_{\text{VDDIO}} > 1 \text{ V}$  and RSTN goes HIGH.

## STAND-BY MODE

The device switches stand-by mode when the power supply voltages are right and RSTN pin is HIGH. In this mode I<sup>2</sup>C interface is accessible, other modules are still powered down. Customer can set device to Stand-By mode when the device is no needed to work.

## OPERATING MODE

The device is fully operational in this mode. Boost, amplifier loop and power stage circuits will start to work. Customer can set SYSCTRL.AMPPD = 0 to make device in this mode.

This device power up sequence is illustrated in the following figure:




Figure 8 Power up sequence

## POWER OFF SOUND MODE

The device switches to power off Sound mode when:

- SYSCTRL.PWDN = 1;
- SYSCTRL.AMPPD = 1;
- I2SCTRL3.LPM\_POS\_SEL=0 & DACCFG1.POS\_EN=1;
- POS pin goes HIGH;

In this mode the device will play the Tone sequency defined in the EFUSE without I2S clock and data input. Stop to play the Tone by pull POS pin to low.

The frequency, amplitude, ring time and mute time of the sound define as following table:

|   | Frequency | Amplitude | Ring Time | Mute Time |
|---|-----------|-----------|-----------|-----------|
|   | 3bit      | 2bit      | 1bit      | 2bit      |
| 0 | 170       | Silence   | 40ms      | 0 ms      |
| 1 | 1175      | -6dB      | 100ms     | 50 ms     |
| 2 | 1319      | -3dB      |           | 100 ms    |
| 3 | 1480      | 0dB       |           | 800 ms    |
| 4 | 1568      |           |           |           |
| 5 | 1760      |           |           |           |
| 6 | 2349      |           |           |           |
| 7 | 3136      |           |           |           |

### LPM STATUS MODE

The device switches to LPM Status mode when:

- SYSCTRL.PWDN = 0;
- I2SCTRL3.LPM\_POS\_SEL=1 & DACCFG1.REG\_LPM\_EN=1
- The input signal level is lower than LPM threshold;


In this mode the device will enter Low Power Mode, only the register is holding on. Once LPM pin is pulled to low, the device is active to normal work, the status is depending on the register, if the register is in the playing configuration, the device will enable the output in 1ms.

Detail description for each step is listed in the following table.


Detail Description of Power up sequence

| Index | description  | Mode       |
|-------|--|------------|
| 1     | Wait for VBAT, DVDD, VDDIO supply power up                                   | Power-Down |
| 2     | I <sup>2</sup> S + Data Path Configuration                                   | Stand-By   |
| 3.1   | Enable system (SYSCTRL.PWDN = 0)   | Operating  |
| 3.2   | Active Bias, OSC and PLL   |            |
| 3.3   | Wait for PLL to be locked  |            |
| 3.4   | Enable Boost and amplifier (SYSCTRL.AMPPD =0)<br>Boost and Amplifier boot up |            |
| 3.5   | Release Hard-Mute<br>Data Path active  |            |

Power up sequence considering I<sup>2</sup>S, I<sup>2</sup>C timing shows as below:



Power down sequence considering I<sup>2</sup>S, I<sup>2</sup>C timing shows as below:



## SOFTWARE RESET

Writing 0x55AA to register ID (0x00) via I<sup>2</sup>C interface will reset the device internal circuits and all configuration registers.

## DIGITAL AUDIO INTERFACE

The state of each digital input and output are shown in below table. After power on, the input signal pin BCK, WCK, DATAI are set to high impedance by default. If I2STXEN bit is enabled, DATAO is actively driven when outputting data otherwise it is high impedance by default.

| Digital I/O | Type         | Description (Default State) |
|-------------|--------------|-----------------------------|
| SCL         | Input        | Hi-Z                        |
| SDA         | Input/Output | Hi-Z                        |
| INTN        | Output       | Hi-Z                        |
| AD1         | Input        | Weak pull down              |
| AD2         | Input        | Weak pull down              |
| BCK         | Input        | Hi-Z                        |
| WCK         | Input        | Hi-Z                        |
| DATAI       | Input        | Hi-Z                        |
| DATAO       | Output       | Hi-Z                        |
| RSTN        | Input        | Weak pull high              |

## DIGITAL AUDIO INTERFACE

Audio data is transferred between the host processor and the device via the Digital Audio Interface. The digital audio interface is in full-duplex via 4 dedicated pins:

- BCK
- WCK
- DATAI
- DATAO

Two-slot I<sup>2</sup>S and 1/2/4/6/8/16-slot TDM are supported in this device. The digital audio Interface on this device is slave only and flexible with data width options, including 16, 20, 24, or 32 bits by configurable registers.

Three modes of I<sup>2</sup>S are supported, including standard I<sup>2</sup>S mode, left-justified mode and right-justified data mode, which can be configured via I2SCTRL1.I2SMD. These modes are all MSB-first, with data width programmable via I2SCTRL1.I2SFS.

The word clock WCK is used to define the beginning of a frame. The frequency of this clock corresponds to the sampling frequency. The device supports the following sample rates (fs): 8 kHz, 11.025 kHz, 12 kHz, 16 kHz, 22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 96 kHz and 192kHz. The max output signal frequency is 40kHz. It is selected via configurable register I2SCTRL1.I2SSR.

The bit clock BCK is used to sample the digital audio data across the digital audio interface. The number of bit-clock pulses in a frame is defined as slot length. Three kind of slot length are supported (16/24/32) via configurable register I2SCTRL1.I2SBCK. The frequency of BCK can be calculated according to the following equation:

$$BCK\ frequency = SampleRate * SlotLength * SlotNumber$$

**SampleRate:** Sample rate for this digital audio interface;

**SlotLength:** The length of one audio slot in unit of BCK clock;

**SlotNumber:** How many slots supported in this audio interface. For example: 2-slot supported in I<sup>2</sup>S mode, 1/2/4/6/8/16-slot supported in TDM mode.

The word selects and bit clock signals of the I<sup>2</sup>S input are the reference signals for the digital audio interface and Phased Locked Loop (PLL).

The audio source can be from left FIFO, right FIFO or the average of the left and right FIFO, which is controlled by I2SCTRL1.FIFOSEL.

| Interface format(MSB first) | Data width      | BCK frequency    |
|-----------------------------|-----------------|------------------|
| Standard I <sup>2</sup> S   | 16b/20b/24b/32b | 32fs/48fs /64fs  |
| left-justified              | 16b/20b/24b/32b | 32fs/48fs /64fs  |
| right-justified             | 16b/20b/24b/32b | 32fs /48fs /64fs |

The output port DATAO, can be enabled or disabled via bit I2SCTRL3.I2STXEN. The unused slots can be set to Hi-z or zero, which is controlled by I2SCTRL3.DOHZ.

### STANDARD I<sup>2</sup>S MODE




Figure 9 I<sup>2</sup>S Timing for Standard I<sup>2</sup>S Mode

- When WCK=0 indicating the left channel data, and WCK=1 indicating the right channel data.
- The MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge of the word clock. Similarly, the MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock.

### LEFT-JUSTIFIED MODE





Figure 10 I<sup>2</sup>S Timing for Left-Justified Mode


- When WCK=1 indicating the left channel data, and WCK=0 indicating the right channel data.
- The MSB of the left channel is valid on the first rising edge of the bit clock after the rising edge of the word clock. Similarly, the MSB of the right channel is valid on the first rising edge of the bit clock after the falling edge of the word clock.

**RIGHT-JUSTIFIED MODE****Figure 11 I<sup>2</sup>S Timing for Right-Justified Mode**

- When WCK is high indicating the left channel data, and WCK=0 indicating the right channel data.
- The LSB (bit 0) of the left channel is valid on the rising edge of the bit clock preceding the falling edge of the word clock. Similarly, the LSB (bit 0) of the right channel is valid on the rising edge of the bit clock preceding the rising edge of the word clock.

**TDM MODE**

All of the three kind of bit synchronization modes (standard, left-justified, right-justified) are also supported in TDM mode. The difference between TDM and I<sup>2</sup>S is the slot number supported. 1/2/4/6/8/16-slot is supported in TDM mode, while 2-slot is supported in I<sup>2</sup>S mode. 4-slot in TDM mode for example:

**Figure 12 TDM Timing**


Note: The high level pulse width of WCK signal can be one slot time or one period of BCK.

**DIGITAL AUDIO PROCESSING**

This device provides algorithm supporting for audio signal processing. The following functions are processed in this module.

- HDCC
- Hardware AGC
- Volume control
- Mute

The signal processing flow in the DAP (Digital Audio Processor) is illustrated in the following figure.

**Figure 13 Block Diagram of DAP**

## HDCC

This module performs hardware DC canceling for the input audio stream. It blocks DC components into analog class-D loop.

## HAGC

System output power tends to be more than rated power of speaker, such as in the 15V power supply, as for 8Ω speaker, the maximum undistorted power is over 7W, but many speakers' rated power is about 1W, if there is no output power control, the overload signal can cause damage to the speaker. The audio power amplifier with hardware AGC can protect the speaker effectively, When the output power is not exceeding the setting threshold, the hardware AGC module will not attenuate the internal gain. Once the output power exceeds the setting threshold, the hardware AGC module will reduce the internal gain of amplifier and restricts the output power under the setting threshold.

## VOLUME CONTROL

The volume control function attenuates the audio signal at the end of digital audio processing. The range of volume setting is from 0db to -96db with 0.094db/step.

## MUTE

This module performs mute control for the audio stream.

## DC-DC CONVERTER

This device using smart boost converter generates the amplifier supply rail. The DC-DC converter can work in different mode via BSTCTRL1.BST\_MODE:

- **Pass-through mode:** the voltage of VBAT is transparently passed to output of converter VBST
- **Smart boost 1 mode:** the output voltage can be switch between VBAT and programmed output voltage according to the input audio level.
- **Smart boost 2 mode:** the output voltage can be dynamically adjusted according to the amplifier output's signal swing requirements in order to maximize efficiency.

### Pass-through mode

The internal boost circuit is not working; the voltage of VBAT is passed to VBST directly.

### Smart boost 1 mode

Smart boost 1 mode can dynamically turn on or off the boost according to the amplifier output's signal swing requirements in order to maximize efficiency.




Figure 14 Boost Circuit Behavior in Smart Boost 1 Mode

### Smart boost 2 mode

The boost circuit works dynamically according to the output audio level. When the level of output audio signal is below the setting threshold, the boost circuit will not be activated. Till the level of output audio signal is above the threshold, the boost circuit starts to work before the audio stream arriving at amplifier power stage. The output voltage VBST is dynamically adjusted to meet the requirement of output audio signal.




Figure 15 Boost Circuit Behavior in Smart Boost 2 Mode

## PROTECTION MECHANISMS

### Over Voltage Protection (OVP)

The boost circuit has integrated the over voltage protection control loop. When the output voltage VBST is above the threshold, the boost circuits will stop working, until the voltage of VBST going down and under the normal fixed working voltage.

### Over Temperature Protection (OTP)

The device has automatic temperature protection mechanism which prevents heat damage to the chip. It is triggered when the junction temperature is larger than the preset temperature high threshold (default = 150°C). When it happens, the output stages will be disabled. When the junction temperature drops below the preset temperature low threshold (less than 130°C), the output stages will start to operate normally again

### Over Current (short) Protection (OCP)

The short circuit protection function is triggered when VOP/VON is short to VBST /GND or VOP is short to VON, the output stages will be shut down to prevent damage to itself. When the fault condition is disappeared, the output stages of device will restart.

### Under Voltage Detection (UVL)

The interrupt bit SYSINT.UVLI will be set to 1 when under voltage occurs, which will be cleared by a read operation of SYSINT register. Usually the SYSINT.UVLI bit can be used to check whether an unexpected under-voltage event has taken place.

### Direct-Current Detection (DCD)

The interrupt bit SYSINT.ODCI will be set to 1 when there is DC current on the output and then turn off the output, which will be cleared by a read operation of SYSINT register. Usually the SYSINT. ODCI bit can be used to check whether an unexpected direct-current event has taken place.

### PSM mode Over Current (short) Protection (PSMOCP)

In PSM mode, the short circuit protection function is triggered when VOP/VON is short to DVDD/GND or VOP is short to VON, the output stages will be shut down to prevent damage to itself. When the fault condition is disappeared, the output stage of device will restart.

### PSM mode Over Voltage Protection (PSMOVP)

In PSM mode, the over voltage protection function is triggered when DVDD is above the setting threshold, the output stages will be shut down, until the voltage of DVDD recovers.

## BROWN OUT PROTECTION

The brown out protection (BOP) function reduces the device power consumption in order to prevent the system from collapsing when the battery is in a weakened condition. When battery voltage drop, the BOP function would applies three kind of method to help prevent the system battery supply form drooping: reduces digital gain, reduces the peak input current of boost and limits the peak level of input signal. They are individually configurable according to the VBAT.

## NOISE GATE

The noise gate functionality allows the amplifier to stop switching in order to reduce power consumption during passages of ultra-low input signal, When the input audio signal keep smaller than the noise gate threshold for more than deglitch time, the amplifier enters noise-gated condition, then the amplifier's output (VOP/VON) switching is disabled and tied to a programmable value (Hi-Z / Low). This eliminates the power consumption of the output switching, produces a state of very low idle noise and idle current. When exiting the noise-gated condition, the simplifier immediately resumes normal operation.

## POWER SAVING MODE

The device provides two power supply for class-D output: DVDD and VBST, when DVDD is the power supply of class-D output, it is in Power Saving Mode (PSM). The main purpose of PSM is to improve the efficiency when the output power is low (generally output within 150mW for 8Ω speaker). During the operation of the power saving mode, Boost and IV sense are turn off, and Charge pump is working at a lower frequency to further reduce the power consumption.

## DYNAMIC RANGE ENHANCEMENT (DRE)

In order to operate with lowest achievable noise floor, the multi-level DRE maintains the analog-gain as low as possible based on the input audio signal  $D_{in}$ . The digital-gain is synchronously adjusted to compensate for analog-gain, so that the total-gain of audio path always remains constant.

## BATTERY VOLTAGE MONITORING

The device monitors the voltage on the VBAT pin, which is most commonly the battery for the system. The battery voltage level is available via bits VBAT\_DET in the Battery Supply Voltage register VBAT. Status bits VBAT\_DET can be used to calculate the battery voltage. The battery voltage level  $V_{VBAT}$  is:

$$V_{VBAT} = \frac{VBAT\_DET}{2^{10} - 1} \times 6.065V$$

For example, if VBAT\_DET = 1001100011, the battery voltage level  $V_{VBAT}$  is equal to 3.62V.

## VBST VOLTAGE MONITORING

The device monitors the voltage on the VBST pin, which is most commonly the VBST voltage level for the system. The VBST pin voltage level is available via bits VBST\_DET in the Power Supply Voltage monitor register VBST. Status bits VBST\_DET can be used to calculate the VBST voltage. The VBST voltage level  $V_{VBST}$  is:

$$V_{VBST} = \frac{VBST\_DET}{2^{10} - 1} \times 19.42V$$

For example, if VBST\_DET = 1001100011, the VBST voltage level  $V_{VBST}$  is equal to 11.59V.

## DIE TEMPERATURE MONITORING

The device monitors the die temperature and the result is available via bits TEMP\_DET in the Temperature register TEMP. The TEMP\_DET is a two's complement value. For example, if TEMP\_DET = 00011001, the die temperature is 25°C.

## CURRENT SENSING

The device provides speaker current sense for real time monitoring of loudspeaker behavior. Current sensing is not disturbed by capacitance (<1nF) on the output lines or on the long speaker tracks. The current sensing transfer function  $I_{SNS}$  is:

$$I_{SNS} = \frac{D_{OUT}}{2^{15} - 1} \times 3.25A$$

$D_{OUT}$ : the current sense I<sup>2</sup>S output stream

## VOLTAGE SENSING

The device provides speaker voltage sense for real time monitoring of loudspeaker behavior. The voltage sensing transfer function  $V_{SNS}$  is:

$$V_{SNS} = \frac{D_{OUT}}{2^{15} - 1} \times 23.4V$$

$D_{OUT}$ : the voltage sense I<sup>2</sup>S output stream

## AMPLIFIER TRANSFER FUNCTION

The transfer function from the input to the amplifier PWM output (when no gain and attenuation is applied in digital signal domain) is:

$$V_o = AMP\_NORM\_V \times D_{in}$$

$D_{in}$ : the level of input signal with a range from -1 to +1

AMP\_NORM\_V: the equivalent amplifier output voltage when  $D_{in}$  is 1. In receiver mode the AMP\_NORM\_V is 10dBV, in speaker mode it's 19dBV.

## RECEIVER MODE

The device built-in Receiver mode is easy to realize the Speaker and Receiver combo applications, it saves the system cost and board space. Speaker and Receiver combo applications can be realized without changing any hardware.

When the device is set to receiver mode, the power supply of Class-D driver stage is from VBAT directly without boost.

## I<sup>2</sup>C INTERFACE

This device supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode plus at 1MHz. This device operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of 1k~10kΩ and the typical value is 4.7kΩ.

### DEVICE ADDRESS

The I<sup>2</sup>C device address (7-bit) can be set using the AD pin according to the following table: The AD pin configures the two LSB bits of the following 7-bit binary address A6-A0 of 01101xx. The permitted I<sup>2</sup>C addresses are 0x34(7-bit) through 0x37(7-bit).

| AD2   | AD1   | Address(7-bit) |
|-------|-------|----------------|
| GND   | GND   | 0x34           |
| GND   | VDDIO | 0x35           |
| VDDIO | GND   | 0x36           |
| VDDIO | VDDIO | 0x37           |

### DATA VALIDATION

When SCL is high level, SDA level must be constant. SDA can be changed only when SCL is low level.




Figure 16 Data Validation Diagram

### I<sup>2</sup>C START/STOP

I<sup>2</sup>C start: SDA changes from high level to low level when SCL is high level.

I<sup>2</sup>C stop: SDA changes from low level to high level when SCL is high level.




Figure 17 I<sup>2</sup>C Start/Stop Condition Timing

## ACK (ACKNOWLEDGEMENT)

ACK means the successful transfer of I<sup>2</sup>C bus data. After master sends 8bits data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8bit data, releases the SDA and waits for ACK from master. If ACK is send and I<sup>2</sup>C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I<sup>2</sup>C stop.




Figure 18 I<sup>2</sup>C ACK Timing


## WRITE CYCLE

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.


In a write process, the following steps should be followed:

- a) Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (r/w = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends high data byte of 16-bit data to be written to the addressed register
- g) Slave sends acknowledge signal
- h) Master sends low data byte of 16-bit data to be written to the addressed register
- i) Slave sends acknowledge signal
- j) If master will send further 16-bit data bytes, the control register address will be incremented by one after acknowledge signal of step g (repeat step f to g)
- k) Master generates STOP condition to indicate write cycle end

Figure 19 I<sup>2</sup>C Write Byte Cycle**READ CYCLE**

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit ( $r/w = 0$ ).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit ( $r/w = 1$ ).
- h) Slave device sends acknowledge signal if the slave address is correct.
- i) Slave sends read high data byte of 16-bit data from addressed register.
- j) Master sends acknowledge signal.
- k) Slave sends read low data byte of 16-bit data from addressed register.
- l) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next 16-bit data from the new addressed register.
- m) If the master device generates STOP condition, the read cycle is ended.

Figure 20 I<sup>2</sup>C Read Byte Cycle

## REGISTER MAP

## REGISTER DESCRIPTION

## REGISTER LIST

| ADDR | NAME     | R/W | Bit15       | Bit14    | Bit13     | Bit12   | Bit11          | Bit10     | Bit9  | Bit8  | Bit7                  | Bit6     | Bit5    | Bit4     | Bit3            | Bit2      | Bit1  | Bit0     |  |  |
|------|----------|-----|-------------|----------|-----------|---------|----------------|-----------|-------|-------|-----------------------|----------|---------|----------|-----------------|-----------|-------|----------|--|--|
| 0x00 | ID       | RO  | IDCODE      |          |           |         |                |           |       |       |                       |          |         |          |                 |           |       |          |  |  |
| 0x01 | SYSST    | RO  | OVP2S       | UVLS     | ADPS      | OCPSMS  | BSTOCS         | OVPS      | BSTS  | SWS   | ODCS                  | OVPPSMS  | NOCLKS  | CLKS     | OCDS            | SOFT_WDTS | OTHS  | PLLS     |  |  |
| 0x02 | SYSINT   | RC  | OVP2I       | UVLI     | ADPI      | OCPSMI  | BSTOCI         | OVPI      | BSTI  | SWI   | ODCI                  | OVPPSMI  | NOCLKI  | CLKI     | OCDI            | SOFT_WDTI | OTHI  | PLLI     |  |  |
| 0x03 | SYSINTM  | RW  | OVP2M       | UVLM     | ADPM      | OCPSMM  | BSTOCM         | OVPM      | BSTM  | SWM   | ODCM                  | OVPPSMM  | NOCLKM  | CLKM     | OCDM            | SOFT_WDTM | OTHM  | PLLM     |  |  |
| 0x04 | SYSCTRL  | RW  | ULS_HMUTE   | I2C_WEN  |           | BOP_EN  | INTN           |           | HDCCE | HMUTE | RCV_MODE              | I2SEN    | WSINV   | BCKINV   | IPLL            |           | AMPPD | PWDN     |  |  |
| 0x05 | SYSCTRL2 | RW  | EN_DRE      | PSM_EN   | INTMODE   | VOL_ADD |                |           |       | VOL   |                       |          |         |          |                 |           |       |          |  |  |
| 0x06 | I2SCTRL1 | RW  | TX_EDGE     | CFSEL    |           |         | FIFOSEL        |           |       | I2SMD | I2SFS                 |          | I2SBCK  |          | I2SSR           |           |       |          |  |  |
| 0x07 | I2SCTRL2 | RW  | I2SRXEN     | SLOT_NUM |           |         | I2S_TX_SLOTVLD |           |       |       | I2S_RXR_SLOTVLD       |          |         |          | I2S_RXL_SLOTVLD |           |       |          |  |  |
| 0x08 | I2SCTRL3 | RW  | LPM_POS_SEL |          | RCV_GAIN0 |         |                | SPK_GAIN0 |       |       | FSYNC_TY<br>P<br>E    | DOHZ     | I2STXEN | I2SDOSEL | I2SCHS          | LPBK      |       | ULS_MODE |  |  |
| 0x09 | DACCFG1  | RW  |             |          |           |         | REG_LPM_EN     | POS_EN    |       |       |                       |          |         |          |                 |           |       |          |  |  |
| 0x10 | DACCFG8  | RW  |             |          |           |         | MUTE_FADE_SPD  |           |       |       | FMUTE_FAD<br>E<br>_EN |          |         |          |                 |           |       |          |  |  |
| 0x20 | VBAT     | RO  |             |          |           |         |                |           |       |       |                       | VBAT_DET |         |          |                 |           |       |          |  |  |
| 0x21 | TEMP     | RO  |             |          |           |         |                |           |       |       |                       | TEMP_DET |         |          |                 |           |       |          |  |  |
| 0x22 | VBST     | RO  |             |          |           |         |                |           |       |       |                       | VBST_DET |         |          |                 |           |       |          |  |  |
| 0x45 | ISNCTRL3 | RW  |             |          |           |         | I2CH           |           |       |       |                       |          |         |          |                 |           |       |          |  |  |

| ADDR | NAME    | R/W | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3           | Bit2      | Bit1     | Bit0 |             |  |
|------|---------|-----|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|----------------|-----------|----------|------|-------------|--|
| 0x80 | POSCFG1 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_RING_TIME1 | POS_FREQ1 |          |      |             |  |
| 0x81 | POSCFG2 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_RING_TIME2 | POS_FREQ2 |          |      |             |  |
| 0x82 | POSCFG3 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_RING_TIME3 | POS_FREQ3 |          |      |             |  |
| 0x83 | POSCFG4 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_RING_TIME4 | POS_FREQ4 |          |      |             |  |
| 0x84 | POSCFG5 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_MUTE_TIME1 |           | POS_VOL1 |      |             |  |
| 0x85 | POSCFG6 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_MUTE_TIME2 |           | POS_VOL2 |      |             |  |
| 0x86 | POSCFG7 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_MUTE_TIME3 |           | POS_VOL3 |      |             |  |
| 0x87 | POSCFG8 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_MUTE_TIME4 |           | POS_VOL4 |      |             |  |
| 0x88 | POSCFG9 | RW  |       |       |       |       |       |       |      |      |      |      |      |      | POS_LPM_N_1V8  |           |          |      | POS_IIC_BYP |  |

**DETAILED REGISTER DESCRIPTION**

| ID: (Address 00h) |        |     |   |         |
|-------------------|--------|-----|---|---------|
| Bit               | Symbol | R/W | Description   | Default |
| 15:0              | IDCODE | RO  | Chip ID (2418h) will be returned after read.<br>All configuration registers will be reset to default value after 0x55aa is written. | 0x2418  |

| SYSST: (Address 01h) |         |     |   |         |
|----------------------|---------|-----|---|---------|
| Bit                  | Symbol  | R/W | Description   | Default |
| 15                   | OVP2S   | RO  | Boost OVP2 status indicator<br>0: Normal<br>1: OVP                        | 0       |
| 14                   | UVLS    | RO  | VDD under voltage indicator<br>0: Normal<br>1: UVLO                       | 0       |
| 13                   | ADPS    | RO  | Boost Adaptive status.<br>0: Pass Through<br>1: Boost                     | 0       |
| 12                   | OCPSMS  | RO  | ClassD PSM over current status indicator<br>0: normal<br>1: OCPSM         | 0       |
| 11                   | BSTOCS  | RO  | Boost over current indicator<br>0: Normal<br>1: Over Current              | 0       |
| 10                   | OVPS    | RO  | Boost OVP status indicator<br>0: Normal<br>1: OVP                         | 0       |
| 9                    | BSTS    | RO  | Boost start up status.<br>0: Not finished<br>1: Finished                  | 0       |
| 8                    | SWS     | RO  | Amplifier switching status.<br>0: Not switching<br>1: Switching           | 0       |
| 7                    | ODCS    | RO  | Attack DC_PRO function status indicator<br>0: normal<br>1: ODC            | 0       |
| 6                    | OVPPSMS | RO  | OVP status in PSM<br>0: Normal<br>1: OVPPSM                               | 0       |
| 5                    | NOCLKS  | RO  | The reference clock of PLL is not available<br>0: Clock Ok<br>1: No Clock | 0       |

|   |           |    |   |   |
|---|-----------|----|---|---|
| 4 | CLKS      | RO | Internal clocks status flag, status 0 means At least one clock are not stable<br>0: Not stable<br>1: Stable | 0 |
| 3 | OCDS      | RO | Over current status in amplifier<br>0: Normal<br>1: OC  | 0 |
| 2 | SOFT_WDTS | RO | IIS soft boost decoder watch dog status<br>0: Normal<br>1: Error  | 0 |
| 1 | OTHS      | RO | Die Temperature is higher than 150℃<br>0: Normal<br>1: OT   | 0 |
| 0 | PLLS      | RO | PLL locked status.<br>0: Unlocked<br>1: Locked  | 0 |

| SYSINT: (Address 02h) |           |     |   |         |
|-----------------------|-----------|-----|---|---------|
| Bit                   | Symbol    | R/W | Description                               | Default |
| 15                    | OVP2I     | RC  | Interrupt indicator for OVP2S.            | 0       |
| 14                    | UVLI      | RC  | Interrupt indicator for Power On and UVLS | 0       |
| 13                    | ADPI      | RC  | Interrupt indicator for ADPS              | 0       |
| 12                    | OCPSMI    | RC  | Interrupt indicator for OCPSM             | 0       |
| 11                    | BSTOCI    | RC  | Interrupt indicator for BSTOCS.           | 0       |
| 10                    | OVPI      | RC  | Interrupt indicator for OVPS.             | 0       |
| 9                     | BSTI      | RC  | Interrupt indicator for BSTS.             | 0       |
| 8                     | SWI       | RC  | Interrupt indicator for SWS.              | 0       |
| 7                     | ODCI      | RC  | Interrupt indicator for ODCS.             | 0       |
| 6                     | OVPPSMI   | RC  | Interrupt indicator for OVPPSM            | 0       |
| 5                     | NOCLKI    | RC  | Interrupt indicator for NOCLKS.           | 0       |
| 4                     | CLKI      | RC  | Interrupt indicator for CLKS.             | 0       |
| 3                     | OCDI      | RC  | Interrupt indicator for OCDS              | 0       |
| 2                     | SOFT_WDTI | RC  | Interrupt indicator for SOFT_WDTS         | 0       |
| 1                     | OTHI      | RC  | Interrupt indicator for OTHS.             | 0       |
| 0                     | PLLI      | RC  | Interrupt indicator for PLLS.             | 0       |

| SYSINTM: (Address 03h) |        |     |                          |         |
|------------------------|--------|-----|--------------------------|---------|
| Bit                    | Symbol | R/W | Description              | Default |
| 15                     | OVP2M  | RW  | Interrupt mask for OVP2I | 1       |
| 14                     | UVLM   | RW  | Interrupt mask for UVLI. | 1       |

|    |           |    |                              |   |
|----|-----------|----|------------------------------|---|
| 13 | ADPM      | RW | Interrupt mask for ADPI      | 1 |
| 12 | OCPSMM    | RW | Interrupt mask for OCPSM     | 1 |
| 11 | BSTOCM    | RW | Interrupt mask for BSTOCI.   | 1 |
| 10 | OVPM      | RW | Interrupt mask for OVPI      | 1 |
| 9  | BSTM      | RW | Interrupt mask for BSTI.     | 1 |
| 8  | SWM       | RW | Interrupt indicator for SWI. | 1 |
| 7  | ODCM      | RW | Interrupt mask for ODCI.     | 1 |
| 6  | OVPPSMM   | RW | Interrupt mask for OVPPSM    | 1 |
| 5  | NOCLKM    | RW | Interrupt mask for NOCLKI.   | 1 |
| 4  | CLKM      | RW | Interrupt mask for CLKI.     | 1 |
| 3  | OCDM      | RW | Interrupt mask for OCDI.     | 1 |
| 2  | SOFT_WDTM | RW | Interrupt mask for SOFT_WDTI | 1 |
| 1  | OTHM      | RW | Interrupt mask for OTHI.     | 1 |
| 0  | PLLM      | RW | Interrupt mask for PLLI.     | 1 |

SYSCTRL: (Address 04h)

| Bit   | Symbol    | R/W | Description  | Default |
|-------|-----------|-----|--|---------|
| 15    | ULS_HMUTE | RW  | Ultrasonic data path mute control<br>0: Normal<br>1: Mute              | 1       |
| 14:13 | I2C_WEN   | RW  | IIC write enable signal<br>10: enable<br>others: disable               | 0       |
| 12    | BOP_EN    | RW  | Enable/Disable Brownout protection module<br>0: Disable<br>1: Enable   | 1       |
| 11    | INTN      | RW  | Interrupt pad INTN pin-source selection<br>0: SYSINT<br>1: SYSST       | 0       |
| 10    | Reserved  | RW  | Not used   | 0       |
| 9     | HDCCE     | RW  | Disable/Enable Hardware DC Canceling module<br>0: Disable<br>1: Enable | 1       |
| 8     | HMUTE     | RW  | Disable/Enable Hardware mute module<br>0: Disable<br>1: Enable         | 1       |
| 7     | RCV_MODE  | RW  | Receiver mode enable, active "1".<br>0: Speaker<br>1: Receiver         | 0       |

|   |          |    |   |   |
|---|----------|----|---|---|
| 6 | I2SEN    | RW | Disable/Enable whole I2S interface module<br>0: Disable<br>1: Enable  | 0 |
| 5 | WSINV    | RW | I2S Left/Right channel switch control<br>0: Not switch<br>1: Switch   | 0 |
| 4 | BCKINV   | RW | I2S bit clock invert control<br>0: Not invert<br>1: Inverted  | 0 |
| 3 | IPLL     | RW | PLL reference clock selection<br>0: BCK<br>1: WCK   | 0 |
| 2 | Reserved | RW | Not used  | 0 |
| 1 | AMPPD    | RW | Amplifier power down control bit, power down until system configuration finished<br>0: Working<br>1: Power Down | 1 |
| 0 | PWDN     | RW | System power down control bit<br>0: Working<br>1: Power Down  | 1 |

| SYSCTRL2: (Address 05h) |         |     |  |         |
|-------------------------|---------|-----|--|---------|
| Bit                     | Symbol  | R/W | Description  | Default |
| 15                      | EN_DRE  | RW  | Disable/Enable DRE multi stage power mode, Gain will be automatically adjusted only when EN_DRE is high.<br>0: Disable<br>1: Enable                          | 1       |
| 14                      | PSM_EN  | RW  | Enable PSM function<br>0: Disable<br>1: Enable   | 0       |
| 13                      | INTMODE | RW  | Interrupt pad INTN output mode selection<br>0: Open-drain<br>1: Push & Pull  | 0       |
| 12:10                   | VOL_ADD | RW  | Vol positive max value, ndb ~-96dB, n is<br>000: 0dB<br>001: 0.86dB<br>010: 1.72dB<br>011: 2.58dB<br>100: 3.44dB<br>101: 4.3dB<br>110: 5.16dB<br>111: 6.02dB | 0       |
| 9:0                     | VOL     | RW  | Volume control, from 0 to -96.2259375dB, in unit of -0.0940625dB   | 0       |

| I2SCTRL1: (Address 06h) |         |     |  |         |
|-------------------------|---------|-----|--|---------|
| Bit                     | Symbol  | R/W | Description  | Default |
| 15                      | TX_EDGE | RW  | I2S TX clock edge selection<br>0: negedge<br>1: posedge  | 0       |
| 14:12                   | CFSEL   | RW  | I2S legacy path output data selection<br>000: HAGC<br>010: ivbt_txdout<br>011: iv_txdout<br>101: ivbt_dout_24k<br>Others: Reserved   | 0       |
| 11:10                   | FIFOSEL | RW  | Left/right FIFO selection for I2S input<br>00: Reserved<br>01: Left FIFO<br>10: Right FIFO<br>11: Mono   | 1       |
| 9:8                     | I2SMD   | RW  | I2S interface mode selection<br>00: Philip Standard<br>01: MSB justified<br>10: LSB justified<br>11: Reserved  | 0       |
| 7:6                     | I2SFS   | RW  | I2S data resolution selection<br>00: 16 bits<br>01: 20 bits<br>10: 24 bits<br>11: 32 bits  | 3       |
| 5:4                     | I2SBCK  | RW  | I2S BCK mode<br>00: 32*fs<br>01: 48*fs<br>10: 64*fs<br>11: Reserved  | 2       |
| 3:0                     | I2SSR   | RW  | I2S interface sample rate configuration<br>0000: 8 kHz<br>0001: 11 kHz<br>0010: 12 kHz<br>0011: 16 kHz<br>0100: 22 kHz<br>0101: 24 kHz<br>0110: 32 kHz<br>0111: 44 kHz<br>1000: 48 kHz<br>1001: 96 kHz<br>1010: 192kHz<br>Others: Reserved | 8       |

| I2SCTRL2: (Address 07h) |                 |     |   |         |
|-------------------------|-----------------|-----|---|---------|
| Bit                     | Symbol          | R/W | Description   | Default |
| 15                      | I2SRXEN         | RW  | Disable/Enable I2S receiver module<br>0: Disable<br>1: Enable   | 1       |
| 14:12                   | SLOT_NUM        | RW  | I2S TDM mode control.<br>000: I2S mode<br>001: TDM1s<br>010: TDM2s<br>011: TDM4s<br>100: TDM6s<br>101: TDM8s<br>110: TDM16s<br>111: Reserved        | 0       |
| 11:8                    | I2S_TX_SLOTVLD  | RW  | TX slot selection, data will be sent to one of the slots.<br>0000: Slot 0<br>0001: Slot 1<br>0010: Slot 2<br>0011: Slot 3<br>.....<br>1111: Slot 15 | 0       |
| 7:4                     | I2S_RXR_SLOTVLD | RW  | RX right channel slot selection<br>0000: Slot 0<br>0001: Slot 1<br>0010: Slot 2<br>0011: Slot 3<br>.....<br>1111: Slot 15                           | 1       |
| 3:0                     | I2S_RXL_SLOTVLD | RW  | RX left channel slot selection<br>0000: Slot 0<br>0001: Slot 1<br>0010: Slot 2<br>0011: Slot 3<br>.....<br>1111: Slot 15                            | 0       |

| I2SCTRL3: (Address 08h) |             |     |   |         |
|-------------------------|-------------|-----|---|---------|
| Bit                     | Symbol      | R/W | Description   | Default |
| 15:14                   | LPM_POS_SEL | RW  | PIN LPM/POS function selection<br>00: POS<br>01: SYNC LPM<br>10: signal generation<br>11: ASYNC LPM | 0       |
| 13:11                   | RCV_GAIN0   | RW  | Receiver Mode gain setting<br>000: -5dB<br>001: 1dB   | 3       |

|      |            |    |  |   |
|------|------------|----|--|---|
|      |            |    | 010: 7dB<br>011: 10.5dB<br>100: 13dB<br>Others: Reserved   |   |
| 10:8 | SPK_GAIN0  | RW | Speaker Mode gain setting<br>000: 1dB<br>001: 7dB<br>010: 13dB<br>011: 19dB<br>100: 21dB<br>Others: Reserved                                 | 3 |
| 7    | FSYNC_TYPE | RW | Audio Frame synchronization signal (WCK) pulse width configuration<br>0: One-slot<br>1: One-bck  | 0 |
| 6    | DOHZ       | RW | Unused channel Data control, When it is set to 0, all Channels are available. Otherwise Unused channel is set to be HiZ.<br>0: All<br>1: HiZ | 1 |
| 5    | I2STXEN    | RW | Disable/Enable I2S transmitter module<br>0: Disable<br>1: Enable   | 0 |
| 4    | I2SDOSEL   | RW | I2S unused channel data selection<br>0: Zeros<br>1: TX Data  | 0 |
| 3    | I2SCHS     | RW | I2S Tx Channel selection<br>0: Left<br>1: Right  | 0 |
| 2:1  | LPBK       | RW | I2S data Loopback control bits<br>00: Disable<br>01: Far-Back<br>10: Near-Back<br>11: Reserved   | 0 |
| 0    | ULS_MODE   | RW | Ultrasonic mode control<br>0: Lowpass<br>1: TDM  | 0 |

| DACCFG1: (Address 09h) |            |     |   |         |
|------------------------|------------|-----|---|---------|
| Bit                    | Symbol     | R/W | Description   | Default |
| 15:12                  | Reserved   | RW  | Not used  | 0       |
| 11                     | REG_LPM_EN | RW  | LPM control by PAD LPM enable signal<br>0: Disable<br>1: Enable | 0       |

|     |          |    |   |   |
|-----|----------|----|---|---|
| 10  | POS_EN   | RW | POS function enable signal<br>0: POS disable<br>1: POS enable | 0 |
| 9:0 | Reserved | RW | Not used  | 0 |

| DACCFG8: (Address 10h) |               |     |   |         |
|------------------------|---------------|-----|---|---------|
| Bit                    | Symbol        | R/W | Description   | Default |
| 15:11                  | Reserved      | RO  | Not used  | 0       |
| 10:8                   | MUTE_FADE_SPD | RW  | mute fade speed<br>000: 1.5ms<br>001: 3ms<br>010: 6ms<br>011: 12ms<br>100: 24ms<br>101: 45ms<br>110: 90ms<br>111: 185ms | 3       |
| 7                      | MUTE_FADE_EN  | RW  | mute fade enable<br>0: Disable<br>1: Enable   | 0       |
| 6:0                    | Reserved      | RO  | Not used  | 0       |

| VBAT: (Address 20h) |          |     |   |         |
|---------------------|----------|-----|---|---------|
| Bit                 | Symbol   | R/W | Description   | Default |
| 15:10               | Reserved | RO  | Not used  | 0       |
| 9:0                 | VBAT_DET | RO  | Detected Voltage of battery, and the full range is 6.065V<br>$V\_BATS=(VBAT)/1023 \times 6.065$ | 0x2e6   |

| TEMP: (Address 21h) |          |     |  |         |
|---------------------|----------|-----|--|---------|
| Bit                 | Symbol   | R/W | Description  | Default |
| 15:10               | Reserved | RO  | Not used   | 0       |
| 9:0                 | TEMP_DET | RO  | Detected Die Temperature(2's Complement), typical values are as follows.<br>0x3D8 : -40 °C<br>0x00 : 0 °C<br>0x01 : 1 °C<br>0x19 : 25 °C<br>0x37 : 55 °C<br>Please convert it to decimal number. | 0x032   |

| VBST: (Address 22h) |          |     |  |         |
|---------------------|----------|-----|--|---------|
| Bit                 | Symbol   | R/W | Description  | Default |
| 15:10               | Reserved | RW  | Not used   | 0       |
| 9:0                 | VBST_DET | RO  | Detected Voltage of VBST, and the full scale is 19.42V<br>VBST=(VBST_DET)/1023×19.42 | 0xe8    |

| ISNCTRL3: (Address 45h) |          |     |  |         |
|-------------------------|----------|-----|--|---------|
| Bit                     | Symbol   | R/W | Description  | Default |
| 15:13                   | Reserved | RO  | Not used   | 0       |
| 12                      | IV2CH    | RW  | I2S TX channel data packing mode control.<br>Current & Voltage data could be transmitted to two channels independently by Using Special Mode.<br>0: Legacy<br>1: Special | 0       |
| 11:0                    | Reserved | RO  | Not used   | 0       |

| POSCFG1: (Address 80h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3                      | POS_RING_TIME1 | RW  | POS 1st audio source ring time selection<br>0: 40ms<br>1: 100ms   | 0       |
| 2:0                    | POS_FREQ1      | RW  | POS 1st audio source frequency selection<br>000: 170Hz<br>001: 1175Hz<br>010: 1319Hz<br>011: 1480Hz<br>100: 1568Hz<br>101: 1760Hz<br>110: 2349Hz<br>111: 3136Hz | 0       |

| POSCFG2: (Address 81h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3                      | POS_RING_TIME2 | RW  | POS 2nd audio source ring time selection<br>0: 40ms<br>1: 100ms | 0       |

|     |           |    |   |   |
|-----|-----------|----|---|---|
| 2:0 | POS_FREQ2 | RW | POS 2nd audio source frequency selection<br>000: 170Hz<br>001: 1175Hz<br>010: 1319Hz<br>011: 1480Hz<br>100: 1568Hz<br>101: 1760Hz<br>110: 2349Hz<br>111: 3136Hz | 0 |
|-----|-----------|----|---|---|

| POSCFG3: (Address 82h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3                      | POS_RING_TIME3 | RW  | POS 3rd audio source ring time selection<br>0: 40ms<br>1: 100ms   | 0       |
| 2:0                    | POS_FREQ3      | RW  | POS 3rd audio source frequency selection<br>000: 170Hz<br>001: 1175Hz<br>010: 1319Hz<br>011: 1480Hz<br>100: 1568Hz<br>101: 1760Hz<br>110: 2349Hz<br>111: 3136Hz | 0       |

| POSCFG4: (Address 83h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3                      | POS_RING_TIME4 | RW  | POS 4th audio source ring time selection<br>0: 40ms<br>1: 100ms   | 0       |
| 2:0                    | POS_FREQ4      | RW  | POS 4th audio source frequency selection<br>000: 170Hz<br>001: 1175Hz<br>010: 1319Hz<br>011: 1480Hz<br>100: 1568Hz<br>101: 1760Hz<br>110: 2349Hz<br>111: 3136Hz | 0       |

| POSCFG5: (Address 84h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3:2                    | POS_MUTE_TIME1 | RW  | POS 1st audio source mute time selection<br>00: 0ms<br>01: 50ms<br>10: 100ms<br>11: 800ms | 0       |
| 1:0                    | POS_VOL1       | RW  | POS 1st audio source volume selection<br>00: Silence<br>01: -6dB<br>10: -3dB<br>11: 0dB   | 0       |

| POSCFG6: (Address 85h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3:2                    | POS_MUTE_TIME2 | RW  | POS 2nd audio source mute time selection<br>00: 0ms<br>01: 50ms<br>10: 100ms<br>11: 800ms | 0       |
| 1:0                    | POS_VOL2       | RW  | POS 2nd audio source volume selection<br>00: Silence<br>01: -6dB<br>10: -3dB<br>11: 0dB   | 0       |

| POSCFG7: (Address 86h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3:2                    | POS_MUTE_TIME3 | RW  | POS 3rd audio source mute time selection<br>00: 0ms<br>01: 50ms<br>10: 100ms<br>11: 800ms | 0       |
| 1:0                    | POS_VOL3       | RW  | POS 3rd audio source volume selection<br>00: Silence<br>01: -6dB<br>10: -3dB<br>11: 0dB   | 0       |

| POSCFG8: (Address 87h) |                |     |   |         |
|------------------------|----------------|-----|---|---------|
| Bit                    | Symbol         | R/W | Description   | Default |
| 15:4                   | Reserved       | RW  | Not used  | 0       |
| 3:2                    | POS_MUTE_TIME4 | RW  | POS 4th audio source mute time selection<br>00: 0ms<br>01: 50ms<br>10: 100ms<br>11: 800ms | 0       |
| 1:0                    | POS_VOL4       | RW  | POS 4th audio source volume selection<br>00: Silence<br>01: -6dB<br>10: -3dB<br>11: 0dB   | 0       |

| POSCFG9: (Address 88h) |               |     |   |         |
|------------------------|---------------|-----|---|---------|
| Bit                    | Symbol        | R/W | Description   | Default |
| 15:4                   | Reserved      | RW  | Not used  | 0       |
| 3                      | POS_LPM_N_1V8 | RW  | Pin LPM/POS active voltage selection<br>0: low active<br>1: high active | 0       |
| 2:1                    | Reserved      | RW  | Not used  | 0       |
| 0                      | POS_IIC_BYP   | RW  | POS IIC control bypass<br>0: enable<br>1: bypass                        | 0       |

## APPLICATION INFORMATION

### EXTERNAL COMPONENTS

#### BOOST INDUCTOR SELECTION

Inductance value is limited by the boost converter's internal loop compensation, a large  $L_{SW}$  will reduce the phase margin of the DC-to-DC converter. Also, the inductor should have low core loss at 1MHz (Min.) and low DCR for better efficiency under all operating conditions, the recommended value of inductor is 1 $\mu$ H.

Inductor saturation current and temperature rise current value are important basis for selecting the inductor. As the inductor current increases, inductance value will decline since the magnetic core begins to saturate; on the other hand, the inductor's parasitic resistance inductance and magnetic core loss can lead to temperature rise. The inductor saturation current rating could to be considered with the following equation:

$$I_{L\_PEAK} = \frac{2 * P_{OUT}}{\eta * V_{BAT}} + \frac{V_{BAT} * (V_{BST} - V_{BAT})}{2 * L_{SW} * F_{BST} * V_{BST}}$$

Following is the inductor selection reference for typical speaker impedances.

| V <sub>BAT</sub><br>(V) | V <sub>BST</sub><br>(V) | R <sub>L</sub><br>( $\Omega$ ) | Efficiency<br>(%) | P <sub>OUT</sub><br>(W) | I <sub>L\_PEAK</sub><br>(A) | I <sub>SAT\_min</sub><br>(A) |
|-------------------------|-------------------------|--------------------------------|-------------------|-------------------------|-----------------------------|------------------------------|
| 4.4                     | 15                      | 8                              | 84.5              | 7                       | 4.54                        | 4.5                          |
| 4.4                     | 15                      | 6                              | 85.5              | 7                       | 4.5                         | 4.5                          |

#### BOOST CAPACITOR SELECTION

Boost output capacitor is usually within the range 0.1 $\mu$ F~47 $\mu$ F. The ceramic capacitors with low ESR are recommended for low ripple voltage which is determined as following equation:

$$\Delta V_{BST} = \frac{(V_{BST} - V_{BAT}) * I_{OUT}}{\eta * V_{BST} * F_{BST} * C_{OUT}} + \left( \frac{I_{OUT} * V_{BST}}{V_{BAT}} + \frac{V_{BAT} * (V_{BST} - V_{BAT})}{2 * L_{SW} * F_{BST} * V_{BST}} \right) * R_{C\_ESR}$$

Capacitor is selected based on the requirements of temperature stability and voltage stability, considering the material, size, capacitor voltage, and capacitance values. It is suggested to use Class II type (EIA) multilayer ceramic capacitors (MLCC). Its internal dielectric is ferroelectric material (typically BaTiO<sub>3</sub>), a high the dielectric constant in order to achieve smaller size, but at the same Class II type (EIA) multilayer ceramic capacitors has poor temperature stability and voltage stability as compared to the Class I type (EIA) capacitance.

Please notice the DC bias characteristics when selecting capacitors. For typical applications, it is necessary to ensure that the residual capacitance is higher than 3.6 $\mu$ F. Take the following capacitances as the output capacitor of boost for example:

| Value      | Material | Size (mm <sup>3</sup> ) | Rated Voltage | Quantity | Value@15V   |
|------------|----------|-------------------------|---------------|----------|-------------|
| 10 $\mu$ F | X5R      | 1.00x0.50x0.50 (0603)   | 25V           | 3        | 3.6 $\mu$ F |
| 22 $\mu$ F | X5R      | 2.00x0.80x0.85 (0805)   | 25V           | 2        | 5 $\mu$ F   |


#### SUPPLY DECOUPLING CAPACITOR

The device is a high-performance audio amplifier that requires adequate power supply decoupling. A 1 $\mu$ F low equivalent-series-resistance (ESR) ceramic capacitor is recommended. This choice of capacitor and


placement helps with higher frequency transients, spikes, or digital hash on the line. Additionally, placing this decoupling capacitor close to the device is important, as any parasitic resistance or inductance between the device and the capacitor causes efficiency loss. In addition to the 1 $\mu$ F ceramic capacitor, place a 10 $\mu$ F capacitor on the VBAT supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any drop in the supply voltage.

### **FILTER FREE OPERATION AND FERRITE BEAD FILTERS**

If the PA is close to the EMI sensitive circuits and/or there are long leads from amplifier to speaker, a ferrite bead filter could be used, and placed as close as possible to the output pins of the PA. When choosing a ferrite bead, select a ferrite bead with adequate current rating to prevent distortion of the output signal. In addition, a 0.1nF ceramic capacitor is typically recommended, and its rated voltage should be above 25V.




## PACKAGE DESCRIPTION





Unit:mm

LAND PATTERN DATA



Unit: mm

## TAPE AND REEL INFORMATION



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

**DIMENSIONS AND PIN1 ORIENTATION**

| D1 (mm) | D0 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | P1 (mm) | P2 (mm) | W (mm) | Pin1 Quadrant |
|---------|---------|---------|---------|---------|---------|---------|---------|--------|---------------|
| 179     | 9.2     | 2.42    | 2.42    | 0.65    | 2       | 4       | 4       | 8      | Q1            |

All dimensions are nominal

**REVISION HISTORY**

| Version | Date     | Change Record       |
|---------|----------|---------------------|
| V1.0    | Aug.2025 | Officially Released |

Awinic Confidential

## DISCLAIMER

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.