Nine-Channel LED Driver with Execution ENGINE and Charge Pump

Features

awinic

- Power Supply Voltage Range: 2.7V to 5.5V
- Operating Temperature Range: -40°C to 105°C
- 9 Independent Programmable LED Channels
- Each Channel Supports an 8-Bit Current Setting, with a Maximum Output Current of 25.5mA
- Each Channel Features 12-Bit PWM Control Resolution
- High-efficiency Adaptive Charge Pump (1x/1.5x)
 with Efficiency up to 94%
- Charge Pump Incorporates Soft Start,
 Overcurrent, and Short-Circuit Protection
- LED Driver Efficiency Reaches up to 93%
- Integrated Open-Circuit, Short-Circuit, and Voltage Error Detection
- Automatic Power-Saving Mode
- Three Independent Program Execution Engines
- Large SRAM Program Memory
- I²C interface
- Supports Cascading Applications
- Low-level external trigger function
- AW21209FOR package: FOWLP 2.26X2.26-25B
- AW21209QNR package: QFN 4X4-24L

Applications

- Ambient light
- Indicator light
- Electronic cigarette
- Bluetooth headphones
- Speaker
- Programmable current source
- VR/XR/AR

General Description

AW21209 is a programmable 9-channel LED driver specifically designed for mobile devices. It features an internal program memory that enables it to operate independently without the need for an external processor and generate the desired lighting effects. There are two products in total: AW21209FOR and AW21209QNR. Since the AW21209QNR has no GPO pins, all control logic related to GPO (such as the GPO bit in the IO_CTRL register and the mapping function of GPO in the LED mapping instruction) is not applicable.

AW21209 is equipped with an efficient charge pump that can drive LEDs across the entire voltage range of lithium-ion batteries and automatically selects the optimal charge pump gain to meet the forward voltage requirements of the LEDs, ensuring high efficiency over a wide operating voltage range. When the LEDs are not activated, the AW21209 automatically enters a power-saving mode, significantly reducing current consumption in idle states.

AW21209 features a control interface compatible with the I²C protocol and supports four different address selections, facilitating system integration. The TRIG pin can trigger the operation of light effects and synchronize multiple devices. The INT pin can send an interrupt signal to the processor after the lighting sequence is completed. The GPO pin can be used as a digital control pin for other devices.

Typical Application Circuit




Figure 1 AW21209 Simple Application Circuit


Pin Configuration And Top Mark

AW21209FOR (Top View)

1 2 3 4 5

VOUT) Α В (D4) (AD1) (C1-) C (EN) (VDD) (D6) (ADO) (D7) (D8) (INT) (CLK) D (GND) Ε (D9) (GPO) TRIG) (SDA) (SCL)


AW21209FOR Marking (Top View)



U9RP - AW21209FOR XXXX/XXXX/XXXX/XXXX -Production Tracing Code



AW21209QNR (Top View)



AW21209QNR Marking (Top View)



Z04R - AW21209QNR XXXX - Production Tracing Code

Figure 2 Pin Configuration and Marking

Pin Definition

No. AW21209FOR	No. AW21209QNR	NAME	DESCRIPTION
A1	19	D1	Constant current source, connect to LED's anode.
A2	18	D2	Constant current source, connect to LED's anode.
A3	22	VOUT	Charge pump output voltage, connect to a 1µF capacitor.
A4	23	C2-	Switched cap flying cap connection. Connect a 0.47µF capacitor between this pin and C2+.
A5	1	C2+	Switched cap flying cap connection. Connect a 0.47µF capacitor between this pin and C2
B1	17	D3	Constant current source, connect to LED's anode.
B2	16	D4	Constant current source, connect to LED's anode.
В3	21	AD1	I ² C address setting, connects to GND or VDD for different device address of I ² C.
B4	24	C1-	Switched cap flying cap connection. Connect a 0.47µF capacitor between this pin and C1+.
B5	2	C1+	Switched cap flying cap connection. Connect a 0.47µF capacitor between this pin and C1
C1	15	D5	Constant current source, connect to LED's anode.
C2	14	D6	Constant current source, connect to LED's anode.
C3	20	AD0	I ² C address setting, connects to GND or VDD for different device address of I ² C.



C4	5	EN	Shutdown the chip when pulled low.	
C5	3	VDD	Power supply: 2.7V~5.5V.	
D1	13	D7	Constant current source, connect to LED's anode.	
D2	12	D8	Constant current source, connect to LED's anode.	
D3	7	INT	Interrupt, low active, leave unconnected if not used.	
D4	6	CLK	External 32kHz clock input, connect to GND if not used.	
D5	4	GND	Ground.	
E1	11	D9	Constant current source, connect to LED's anode.	
E2	-	GPO	General purpose output, leave unconnected if not used.	
E3	10	TRIG	Trigger, connect to GND if not used.	
E4	8	SDA	Serial data I/O for I ² C interface.	
E5	9	SCL	Serial clock input for I ² C interface.	
-	25	Thermal pad	Only for heat dissipation	



Functional Block Diagram




Figure 3 Functional Block Diagram

Ordering Information

Part Number	Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form
AW21209FOR	-40°C∼105°C	FOWLP 2.26X2.26- 25B	U9RP	MSL1	ROHS+HF	3000 units/ Tape and Reel
AW21209QNR	-40°C∼105°C	QFN 4X4-24L	Z04R	MSL1	ROHS+HF	4500 units/ Tape and Reel



Aug. 2025 V1.3

Absolute Maximum Ratings(NOTE1)

	PARAMETERS				
Sup	ply voltage range VDD	-0.3V to 6V			
Input voltage range	D1 to D9, C1-,C1+,C2-,C2+,VOUT, EN,CLK,INT,SDA,SCL,TRIG,ASEL0,ASEL1,	-0.3V to VDD			
Junction-to-ambient	thermal resistance θ _{JA} (AW21209FOR)	78.9°C/W			
Junction-to-ambient	thermal resistance θ _{JA} (AW21209QNR)	50°C/W			
Maximum ope	Maximum operating junction temperature T _{JMAX}				
Stora	age temperature T _{STG}	-65°C to 150°C			
Lead tempe	erature (soldering 10 seconds)	260°C			
	ESD (Including CDM HBM)(NOTE 2)				
	НВМ	±4kV			
	CDM				
	Latch-Up				
Tes	Test condition: JESD78F				

NOTE1: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE2: The human body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin. HBM test method: ESDA/JEDEC JS-001-2023(AW21209FOR), ESDA/JEDEC JS-001-2024(AW21209QNR), CDM test method: ESDA/JEDEC JS -002-2022



RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Input voltage	2.7	3.6	5.5	V
VDD	Voltage on logic pins (input or output pins)	0		VDD	V
l _{out}	Recommended charge pump load current			150	mA
TA	Operating free-air temperature range	-40°	25	105	°C
C _{IN1}	Input Capacitance	0.5	1		μF
C _{IN2}	Input Capacitance	\	0.1		μF
Соит	Output Capacitance	0.5	1	4.7	μF
C _{fly1}	Charge pump capacitance	0.24	0.47	1	μF
C _{fly2}	Charge pump capacitance	0.24	0.47	1	μF



Electrical Characteristics

Typical values apply for T_A=25°C, V_{DD}=3.6V ,V_{EN}=1.2V, C_{out}=1 μ F, C_{IN}=0.1 μ F, C_{fly1}= C_{fly2}=0.47 μ F.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power su	apply voltage and current					
		EN=L,CHIP_EN=0(bit),external 32-Khz clock running or not running		0.2	1	μA
	Standby supply current	EN=H, CHIP_EN=0, external 32KHZ clock not running	. (1	2	μА
		EN=H, CHIP_EN=0, external 32KHZ clock running		1.4	3	μΑ
I _{VDD}		External 32KHz clock running, charge pump and current source outputs disabled		0.33	0.5	mA
	Normal mode supply current	Charge pump in 1X mode, no load current source outputs disabled		0.55	0.8	mA
		Charge pump in 1.5X mode, no load, current source outputs disabled		1.8	2	mA
	Power save mode	External 32Khz clock running		5	10	μA
	supply current	Internal oscillator running		0.3	0.5	mA
f _{osc}	Internal oscillator frequency accuracy		-4%		4%	
OTP	Over temperature protection threshold			150		°C
OTP _{HYS}	Over temperature protection hysteresis			20		°C
Charge P	ump					
R _{out}	Charge pump output	Gain=1.5X		3.5		Ω
Nout	resistance	Gain=1X		1		22
T _{ON}	Vout turn-on time	VDD=3.6V, lout=60mA			120	μs
LED Driv	er			1		•
I _{Leakage}	Leakage current (outputs D1 to D9)	PWM =0%		0.1	1	μA
I _{MAX}	Maximum source current	Outputs D1 to D9		25.5		mA
I _{accuracy}	Output current accuracy	Output current set to 17.5mA	-4		4	%
Іматсн	Matching	Output current set to 17.5mA		1	2.5	%
f _{led}	LED switching frequency			312		Hz
Vsat	Saturation voltage	Output current set to 17.5mA		50	100	mV
ADC						
LSB	Least significant bit			28.6		mV
E _{ABS}	Total unadjusted error	V _{IN_TEST} =0V to VDD		<±3		LSB



PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
t _{conv}	Conversion time			2.7		ms	
V _{IN_TEST}	DC voltage sample range		0		5	V	
LOGIC IN	IPUT EN						
V_{IL}	Input low level				0.24	V	
ViH	Input high level		0.96			V	
I _L	Input current		-1		1	μA	
T _{DELAY}	Input delay			2		μs	
LOGIC IL	JTPUT SDA, TRIG, INT		*				
VıL	Input low level				0.2* V _{EN}	V	
VIH	Input high level		0.8* V _{EN}			V	
I _L	Input current	. (/	-1		1	μA	
LOGIC O	UTPUT SDA, TRIG, INT						
VoL	Output low level	I _{ОUT} =3mA(pullup current)		0.3		V	
IL.	Output leakage current	V _{OUT} =2.8V			1	μA	
LOGIC OUTPUT GPO							
VoL	Output low level	Іоит=3mA		0.3		V	
Vон	Output high level	I _{OUT} =-2mA		VDD- 0.3			
lι	Output leakage current	Vout=2.8V			1	μA	

I²C INTERFACE TIMING REQUIREMENTS

	Parameter			Fast M	Unit	
	Parameter	Min.	Max.	Min.	Max.	
F _{SCL}	Interface clock frequency	-	400	-	1000	kHz
T _{HD:STA}	(Repeat-start) START condition hold time	0.6	-	0.26	-	μs
T _{LOW}	Low level width of SCL	1.3	-	0.5	-	μs
T _{HIGH}	High level width of SCL		-	0.26	-	μs
T _{SU:STA}	(Repeat-start) START condition setup time		-	0.26	-	μs
T _{HD:DAT}	Data hold time	0	-	0	-	μs
T _{SU:DAT}	Data setup time	0.1	-	0.05	-	μs
T _R	Rising time of SDA and SCL	-	0.3	-	0.12	μs
T _F	Falling time of SDA and SCL	-	0.3	-	0.12	μs
T _{SU:STO}	STOP condition setup time		-	0.26	-	μs
T _{BUF}	Time between start and stop condition	1.3	-	0.5	-	μs




Figure 4 I²C Interface Timing



Detailed Functional Description

Overview

AW21209 is a programmable 9-channel LED driver specifically designed for mobile devices. Device includes charge pump, high-side current sources, I²C interface, program execution engines and temperature compensation. Each channel supports an 8-bit current setting, with a maximum output current of 25.5mA, each channel features 12-bit pwm control resolution. Device startup timing is showed below.




Figure 5 startup timing

Dimming

Analog Dimming

Analog dimming of AW21209 is controlled by individual 8-bit LED CURRENT register setting.

Table 1 DX_CURRENT Register (26H-2EH)

8-BIT CURR	8-BIT CURRENT register		
Binary	Decimal	mA	
0000_0000	0	0.0	
0000_0001	1	0.1	
0000_0010	2	0.2	
0000_0011	3	0.3	
1010_1111	175	17.5	
1111_1110	254	25.4	
1111_1111	255	25.5	



上海文列电子放爪股份有限公司 shanghai awinic technology co., ltd.

PWM Dimming

AW21209 has 9 LED ports, each of which is controlled by an independent PWM output register (16H - 1EH). When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.

The system clock operates at 10.24 MHz and can be configured with the division factor and PWM mode through the PWM_CFG register (80H). The specific configuration is as follows:

PWM_DIV	0	1	2	3	4	5	6	7
pwmclk	10.24MHz	5.12MHz	2.56MHz	1.28MHz	640KHz	320KHz	160KHz	80KHz
9bit+3Dither	20KHz	10KHz	5KHz	2.5KHz	1.25KHz	625Hz	312.5Hz	156.25Hz
12bit	2.5KHZ	1.25KHz	625Hz	312.5Hz	156.25Hz	78.13Hz	39.06Hz	19.53Hz

Table 2 PWM frequency

1. Master Fader Modulation Function

AW21209 is equipped with master fader control, which allows the user to fade in or fade out multiple LEDs by writing to only one register. This is a useful function to minimize serial-bus traffic between the MCU and the AW21209. Users can choose whether to enable the master fader modulation according to their needs. Once enabled, each LED port has three master fader options to choose from.

2. Log Compensation Function

Human eyes are more sensitive to dim light. To make the brightness changes more linear to the human eye, device has added a log modulation function. This function can be enabled through the LOG_EN (06H - 0EH) signal to implement exponential modulation. The implementation is divided into eight segments for precise control.




Figure 6 Linear and Logarithmic dimming curves

3. Temperature Compensation Function

Temperature variations can cause changes in LED brightness and color purity, leading to unexpected color



deviations. To address this, the AW21209 integrates an ADC (Analog-to-Digital Converter) to monitor temperature and regulate the PWM (Pulse Width Modulation) output duty cycle through temperature compensation, thereby achieving light compensation. Additionally, it supports external temperature sensors to capture temperature changes and implement thermal compensation effects. Users can select the slope of the temperature compensation, enabling brightness compensation in different scenarios. The temperature modulation range is from -39°C to 89°C. To provide more margin for better brightness compensation, it is essential to ensure that the PWM output duty cycle does not exceed 50% at 25°C. The compensation calculation formula is as follows:

$$PWM_F = \frac{\left[PWM_S - \left(25 \ \mathcal{C} - T\right) * CorrectionFactor * PWM_S\right]}{2}$$

Among them, PWMs stands for the PWM configuration duty cycle register DX_PWM, T represents the temperature at the ADC testing point, and Correction Factor represents the temperature compensation slope (which can be freely configured by the).

Table 3 DX_TEMP_COMP Register (06H-0EH)

Name	Bits	Description		
		Temperature Compensation Slope Selection.		
		Default Temperature: 25°C. Default: Disabled.		
		0_0000: Disable temperature compensation function;		
		1_1111: enable, 1°C adjust-1.5%;		
		1_1110: ena <mark>ble, 1°</mark> C adjust-1.4%;		
TEM_COMP	4:0			
TENI_GONII	4.0	1_0001: enable, 1°C adjust-0.1%;		
		1_0000: enable, 1°C adjust 0%;		
		0_0001: enable, 1°C adjust0.1%;		
		0_1110: enable∍ 1°C adjust1.4%;		
		0_1111: enable, 1°C adjust1.5%;		

4. Data Flow

Each channel supports three types of modulation: master fader, exponential compensation, and temperature compensation. These three modulation modes can be freely combined as needed. For details on the three modulation enable switch configurations, please refer to the table below.

Table 4 Modulation compensation implementation

LOG_EN	FADER_EN	TEMP_EN	OUTPUT
0	0	0	pwm_value
1	0	0	Log(pwm_value)
0	1	0	Master_fader*pwm_value



1	1	0	Log(master_fader)*pwm_value
0	0	1	Temp(pwm_value)
1	0	1	Temp(Log(pwm_value))
0	1	1	Temp(master_fader*pwm_value)
1	1	1	Temp(Log(master_fader)*pwm_value)

Note:

- 1. pwm_value is DX_PWM register configuration value;
- 2. log(pwm_value) represents the value after applying logarithmic compensation to pwm_value;
- 3. temp(pwm_value) represents the value after applying temperature compensation to pwm_value;
- 4. master_fader * pwm_value refers to the modulation of pwm_value by master_fader, where the product retains the high 12 bits.

Clock

The clock is a core component for the normal operation of the chip. This chip provides two clock sources: a 10.24MHz high-speed clock and a 32kHz low-speed clock, which meet the requirements of different functional modules.

High-speed Clock

The 10.24MHz high-speed clock is generated by the internal oscillator (OSC) and provides a stable clock signal for the LED control module and the charge pump. After normal power-on, the internal OSC will automatically start and generate the 10.24MHz clock to ensure the normal operation of the chip's core functional modules. When the chip enters Power Save mode and the user configures the use of the external clock, the 10.24MHz clock will stop working to further reduce power consumption. It is important to note that when using the external clock and entering Power Save mode, the external clock must remain active; otherwise, the chip will not be able to wake up normally from Power Save mode.

Low-speed Clock

The low-speed clock is used for the instruction execution engine, which fetches and executes instructions stored in the internal SRAM to generate the desired lighting effects. The chip defaults to using the external clock on the CLK pin. Users can switch between the external clock and the internally derived 32.768kHz clock by configuring the CLK SEL register.

After power-on and enabling the CHIP_EN bit in the CONFIG register, the chip requires a minimum of 32µs to detect the external clock. The AW21209 can detect external clock signals with frequencies above 5kHz.If the external clock stops or its frequency drops below 5kHz, the chip will determine that the external clock is invalid. Switching between the internal and external clocks requires a delay of at least 153µs for the change to take effect. To maximize power savings in Power Save mode, users are recommended to configure the chip to use the external clock. When the chip is in Power Save mode and using the external clock, the 10.24MHz clock will be disabled. It is crucial that the external clock remains active during Power Save mode to ensure proper wake-up functionality. Failure to maintain the external clock during Power Save mode may result in the chip being unable to wake up correctly.

Note: The EXEC register, MODE register, PWM register, PC register and MASTER_FADER register are synchronized to the clock. Therefore, they do not support the I²C bus's auto-increment write operation. After configuring these registers via the I²C bus, a delay of four clock cycles is required for the settings to take effect. This delay ensures proper synchronization with the clock and guarantees stable operation of the chip. When



上海艾为电子技术股份有眼公司 shanghai awinic technology co., ltd.

using an external clock for AW21209, if no clock is provided to the CLK pin before the CHIP_EN configuration, it takes about 200µs for clock detection/clock switching/clock domain synchronization.

Charge Pump

Overview

The AW21209 is equipped with a built-in charge pump that supports 1x and 1.5x modes. The 1.5x mode can stabilize the output voltage at 4.5V in a single lithium battery system through a switched capacitor charge pump and linear regulation technology. During the charging phase, VDD charges Cfly1 and Cfly2, and during the pumping phase, the stored charges in Cfly1 and Cfly2 are transferred to VOUT. Compared with traditional switched capacitor charge pumps, AW21209 can achieve precise voltage output by adjusting the on resistance of the transfer transistor, while also having higher conversion efficiency.

Output Resistance

The model of the charge pump during boosting is shown below.




Figure 7 Charge Pump Output Resistance Model

The charge pump model is equipped with a linear pre adjustment block, a 1.5 x voltage multiplier charge pump, and an output resistor (R_{OUT}). The typical value of ROUT is 3.5 Ω , which varies depending on the switching frequency, input voltage, flying capacitor capacitance, switch internal resistances, and capacitor ESR. The system compensates for the voltage drop caused by different load currents on R_{OUT} by adjusting Vin1, thereby stabilizing VOUT at 4.5V. As load current increases, the regulator reduces its internal voltage differential, elevating Vin1 proportionally to preserve output stability. In this state, the system operates as a closed-loop regulator until reaching current saturation-defined when Vin1 equals input voltage and the regulator enters dropout condition. Beyond this threshold, operation transitions to open-loop charge pump behavior where output voltage decreases linearly with current according to the relationship:

V_{OUT} = 1.5 × VDD – I_{OUT} × R_{OUT}, maintaining predictable performance while sacrificing regulation capability.

LED Forward Voltage Monitoring

When the charge-pump automatic mode selection is enabled, voltages over LED drivers D1 to D6 are monitored. (Note: Power input for current source outputs D7, D8 and D9 are internally connected to the VDD pin.) Driver saturation monitor does not have a fixed voltage limit, since saturation voltage is a function of temperature and current.

Gain Change Hysteresis

The charge-pump gain control system employs digital filtering to suppress supply voltage disturbances (such as transient voltage fluctuations during GSM bursts) from inducing unwarranted gain adjustments, while incorporating hysteresis to eliminate periodic gain variations that may arise from LED driver interactions or voltage drops inherent to 1x charge-pump operation. This dual-protection architecture features user-adjustable hysteresis thresholds, with factory-programmable default settings, enabling flexible optimization where hysteresis parameters can be minimized to near-zero levels or calibrated to precise operational requirements across various application environments. LED forward voltage monitoring and gain control block diagram is

上海艾为电子技术股份有限公司 shanghai awinic technology co., ltd.

shown below.




Figure 8 Forward Voltage Monitoring and Gain Control Block

Controlled charge pump

The charge pump operation is governed by two CP_MODE configuration bits (bits[3:2]) in the MISC register at address 36H. When both bits are set to low logic level (00), the charge pump remains disabled with its output voltage internally pulled down through a $300 \text{k}\Omega$ resistor (typical). Any non-zero combination of these bits activates the charge pump functionality, requiring a 100us startup period when transitioning from disabled state. The device supports forced bypass mode for direct battery voltage connection to current sources, while the 1.5x boost mode elevates output voltage to 4.5V nominal through charge pump operation. In automatic mode, charge-pump operation mode is determined by saturation of constant current drivers and internal timer as shown below.

In automatic gain change mode, the charge pump is switched to bypass mode (1×), when LEDs are inactive for over 50 ms.




Figure 9 CP mode determination



上海艾为电子技术股份有眼公司 shanghai awinic technology co., ltd.

Power save Mode

Automatic Power save Mode

Automatic power-save mode is controlled by POWERSAVE_EN bit in register address 36H is 1.

In automatic power-save mode, the charge pump transitions to a low-current weak 1× mode configuration. System behavior varies depending on clock source selection: when in External Clock Mode, Charge pump protection circuitry maintains active state while All analog subsystems except protection circuits are powered down; when in Internal Clock Mode, Charge pump and LED driver circuits are disabled while digital control logic remains operational to maintain system continuity.

The architecture implements a current-limited passive keep-alive circuitry that maintains output voltage at battery potential during power conservation states. Automatic power-save activation occurs when all LED driver outputs exhibit PWM signal inactivity for a continuous 50ms interval.

To prevent transient power-state transitions during program execution, the system incorporates an instruction pipeline analyzer. This feature continuously monitors execution engines 1-3, initiating power-save entry only when sustained PWM inactivity (>50ms) is detected across all LED driver outputs. It should be noted that the engine judges 50ms by counting with the clock used for program execution. If an external clock of 64kHz is used, then the 50ms here will become 25ms.

In power save mode program execution continues uninterrupted. When an instruction that requires PWM activity is executed, a fast internal-startup sequence is started automatically. If the registers related to PWM (02H/03H/06~1EH/40H/48~4AH) are accessed, the device can exit the power-saving mode.

PWM Power save Mode

PWM cycle power-save mode is enabled when register 36 bit [2] PWM_PS_EN is set to 1. The PWM Power-Save Mode (PSM) optimizes energy efficiency by deactivating analog circuitry including the Charge Pump and LED analog circuits during the PWM cycle's off-phase, while still being operable during program execution.

Unlike the Automatic Power-Save Mode that engages during PWM inactivity, this advanced mode achieves energy conservation within active PWM cycles.

When implemented with a D9-output LED operating at 50% PWM duty cycle and 5mA drive current, the PWM-PSM maintains equivalent LED brightness while significantly reducing system input current: consumption decreases to approximately 50uA during LED-off phases and stabilizes around 200uA when charge-pump-powered outputs are active, demonstrating effective power management without compromising output performance.

Protection Features

Thermal Shutdown (TSD)

The device features an integrated thermal shutdown protection system designed to prevent overheating damage. This system activates the LED Thermal Shutdown protocol when the junction temperature reaches 150°C and automatically resumes normal operation once the temperature decreases to 130°C. Primary activation is typically caused by excessive power dissipation, which may result from elevated input voltages and/or output currents combined with inadequate thermal management. During protective operation, thermal cycling phenomena may occur, characterized by pulsed voltage output as the system alternates between shutdown (near-zero internal power dissipation), cooling recovery, and reactivation. These cycles continue until ambient temperature reduction, input voltage optimization, current load reduction, or enhanced thermal dissipation measures are implemented. To permanently resolve thermal cycling under specified operating conditions, improved heat sinking solutions are required to achieve appropriate thermal equilibrium in relation to the device's power dissipation profile.



Power-On Reset (POR)

The device has internal comparators that monitor the voltages at V_{IN} . When V_{IN} is below 1.6V, reset is active and the device is in the POWERDOWN state.

Error Detection

The device has built-in LED error detection through ADC controller. Error detection does not only detect open and short circuit, but provides an opportunity to measure the VF of the LEDs. The test event is activated by a serial interface write to TEST_CTRL(41H), and the results can be read to TEST_ADC_DATA(42H) through the serial interface during the next cycle. This feature can also be addressed to measure the voltage on VDD and VOUT pin. Typical example usage includes monitoring battery voltage or using INT pin as a light sensor interface.

Multifunctional I/O

The device has 3 I/Os, includes TRIG/INT/GPO.

TRIG is only controlled by ENGING instructions, and the pad is open-drain, which means it needs a pull-up resistor.

INT is interrupt pad in default, but it can also change to a general-output pad. User need to set INT_CONF bit in IO_CTRL(3BH).

GPO is a general-output pad, and its output data is controlled by GPO bit in IO_CTRL(3BH), This feature is only applicable to AW21209FOR.



Device Work Mode




Figure 10 operating mode transition

RESET: In RESET mode, all internal registers are restored to their default states. The system enters RESET mode upon writing FFh to the Reset Register (3DH) or when the internal Power-On Reset (POR) circuit is activated, which occurs during initial chip power-up or when the supply voltage VDD drops below the typical threshold of 1.6V. Following VDD restoration above 2.0V (typ.), the POR function disengages, automatically transitioning the device into STANDBY mode. By default, the CHIP_EN control bit maintains a low logic level after any POR sequence completion.

STANDBY: The device enters STANDBY mode when either the CHIP_EN register bit or the EN pin is set to LOW while the Reset signal remains inactive, initiating a low-power state where all internal circuitry is deactivated. During this mode, most register settings remain writable provided the EN pin is subsequently asserted HIGH, enabling configuration updates that become operational immediately upon exiting standby (refer to the Register Details section for specific register behavior and configuration timing requirements).

STARTUP: When CHIP_EN bit is written high and EN pin is high, the INTERNAL STARTUP SEQUENCE

Aug. 2025 V1.3

powers up all the needed internal blocks (VREF, bias, oscillator etc.). Startup delay is 100 µs.

NORMAL: During NORMAL mode the user controls the chip using the Control Registers.

POWER SAVE: In POWER-SAVE mode analog blocks are disabled to minimize power consumption. See Automatic Power-Save Mode section for further information.

LED Thermal Shutdown: In LED Thermal Shutdown mode, Charge Pump and LED output circuits will be disabled.

Device Program

After power-on, the chip will perform initialization. The user must wait for 2ms before configuring Bit 6 of the CONFIG register (CHIP_EN) to enable the chip. Only after the chip is enabled can the user configure other registers via the I²C bus. If a global soft reset is required, the user can configure the SOFT_RESET register with the value 0xFF to trigger the soft reset. After the soft reset, the chip will restore all registers to their default values. Similar to the power-on process, the user must wait for 2ms after the soft reset is completed, then reconfigure CHIP_EN before continuing to configure other registers via the I²C bus.

General I²C Operation

This device supports the I²C serial bus and data transmission protocol in fast mode at 400kHz and super-fast mode at 1000kHz. This device operates as a slave on the I²C bus. Connections to the bus are made via the open-drain I/O pins SCL and SDA. The pull-up resistor can be selected in the range of $1k\sim10k\Omega$ and the typical value is $4.7k\Omega$. This device can support different high level $(1.2V\sim5V)$ of this I²C interface.

Device Address

Table 5 I²C Device Address Configuration

AD1 Connection	AD0 Connection	Device Address
GND	GND	0x32
GND	VDD	0x33
VDD	GND	0x34
VDD	VDD	0x35

The I²C device address of AW21209 depends on the status of pins AD0 and AD1. Connecting pin AD0 or AD1 to GND or VCC will change the device address as showed in table above.

Data Validation

When SCL is high level, SDA level must be stable. SDA can be changed only when SCL is low level.




Figure 11 Data Validation Diagram



Aug. 2025 V1.3

fC Start/Stop

I²C start: SDA changes from high level to low level when SCL is high level. I²C stop: SDA changes from low level to high level when SCL is high level.




Figure 12 I²C Start/Stop Condition Timing

Acknowledge(ACK)

ACK means the successful transfer of I²C bus data. After master sends an 8-bit data, SDA must be released; SDA is pulled to GND by slave device when slave acknowledges.

When master reads, slave device sends 8-bit data, releases the SDA and waits for ACK from master. If ACK is send and I²C stop is not send by master, slave device sends the next data. If ACK is not send by master, slave device stops to send data and waits for I²C stop.




Figure 13 I²C ACK Timing

Write Cycle

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol allows a single data line to transfer both command/control information and data using the synchronous serial clock.

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow.

In a write process, the following steps should be followed:

- Master device generates START condition. The "START" signal is generated by lowering the SDA signal while the SCL signal is high.
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).



上海艾为电子技术股份有限公司 shanghai awinic technology co., ltd.

- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master sends data byte to be written to the addressed register
- g) Slave sends acknowledge signal
- h) If master will send further data bytes, the control register address will be incremented by one after acknowledge signal (repeat step f and g)
- i) Master generates STOP condition to indicate write cycle end




Figure 14 I²C Write Byte Cycle

Read Cycle

In a read cycle, the following steps should be followed:

- a) Master device generates START condition
- b) Master device sends slave address (7-bit) and the data direction bit (R/W = 0).
- c) Slave device sends acknowledge signal if the slave address is correct.
- d) Master sends control register address (8-bit)
- e) Slave sends acknowledge signal
- f) Master generates STOP condition followed with START condition or REPEAT START condition
- g) Master device sends slave address (7-bit) and the data direction bit (R/W = 1).
- Slave device sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- j) If the master device sends acknowledge signal, the slave device will increase the control register address by one, then send the next data from the new addressed register.
- k) If the master device generates STOP condition, the read cycle is ended.




Figure 15 I²C Read Byte Cycle

上海艾为电子技术股份有限公司 shanghai awinic technology co., ltd.

Execution Engine Programming

The AW21209 enables users to customize the dimming and flashing sequences of LEDs with flexibility. Each LED can be individually controlled through the serial bus, and LED drivers can also be grouped for programmed flashing patterns.

Equipped with three independent program execution engines, the AW21209 supports the creation of three distinct programmable LED banks that can be assigned to different LED drivers. Each bank can accommodate between 1 and 9 LED driver outputs.

SRAM MEMORY

The AW21209 has internal SRAM for the three LED engines. SRAM can contain up to 96 16-bit instructions (addresses 0 through 95). Memory allocation among the three LED engines is done dynamically, so that each LED engine has a separate start address and program counter (PC) that are set in the ENGINE x PROG START registers (addresses 4Ch, 4Dh, 4Eh) and ENGINE x PC registers (addresses 37h, 38h, 39h). This allows flexible memory allocation among the LED engines, and multiple engines can recall the same memory address. The PC uses relative memory addressing; when the PC is zero the engine is executing an instruction at its start address.

The register PROG MEM PAGE SEL(4Fh) select the SRAM memory page and all the SRAM memory is divided into 6 pages, each page address is from 50h to 6fh. Engines must be set to load the program mode (register 01h) before writing the SRAM.

PROGRAM EXECUTION ENGINE OPERATION MODES

Operation modes are defined in register ENGINE CTRL(01h). Bit[5:4] in this register define the engine1 operation mode, bit[3:2] define the engine2 operation mode and bit[1:0] define the engine3 operation mode. Each engine (1, 2, 3) operation mode can be configured separately.

Disabled

Each engine can be configured to disabled mode. In this mode, the engine program execution is stop and the program execution module of current engine is reset, but the content of SRAM is not affected. The PWM values are frozen and PC values are reset for current engines.

The reset time lasts approximately 1ms, so after switch to disabled mode, it is necessary to wait at least 1ms or check whether the engine busy bit(in register STATUS) is set before switching to another mode.

Load program

Writing to program memory is allowed only when one engine is in load program operation mode. All the three engines are stop running while one or more engines are in load program mode. PWM values are frozen and PC values are reset. Load program mode can be entered from the disabled mode only. Entering load program mode from the run program or halt mode is not allowed.

· Run program

Run program mode executes the instructions stored in the program memory. Register CONFIG. define how the program is executed (hold, step, free run or execute once). Register ENGINE x PC and ENG x PROG START ADDR define where the program begin to execute.

• Halt

Instruction execution aborts immediately, and engine operation halts. The PWM values and PC remains unchanged in this mode.



上海艾为电子技术股份有眼公司 shanghai awinic technology co., ltd.

PROGRAM EXECUTION ENGINE MODES

Program execution modes are defined in register CONFIG (00h). Bit[5:4] in this register define the engine1 execution mode, bit[3:2] define the engine2 execution mode and bit[1:0] define the engine3 execution mode. Each engine (1, 2, 3) operation mode can be configured separately.

Hold

Hold causes the execution engine to finish the current instruction and then stop. Program counter (PC) can be read or written only in this mode.

Step

Execute the instruction at the location pointed by the PC, increment the PC by one and then reset current engine's program execution mode to hold.

• Free run

Start program execution from the location pointed by the PC.

Execute once

Execute the instruction pointed by the current PC value and reset current engine's program execution mode to hold. The difference between step and execute once is that execute once does not increment the PC.

INSTRUCTION INTRODUCTION

For the three independent programmable execution engines of AW21209, users write their program blocks (consisting of many instructions) into the SRAM. Note that in order to access program memory the operation mode needs to be *load program*, at least for one of the three program execution engines. And then users can config operation mode to *run program*, these instructions will start to executed according to the program execution modes. The program execution can use the internal clock of 32.768kHz or the external clock. Next, these instructions will be introduced in detail.

LED Driver Instructions

LED Driver instruction set is listed in the following tables:

Table 6 AW21209 LED Driver Instructions

Inst	Bit [15]	Bit [14]	Bit [13]	Bit [12]	Bit [11]	Bit [10]	Bit [9]	Bit [8]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
ramp ⁽¹⁾	0	prescale	step time			sign	number of increments									
ramp ⁽²⁾	1	0	0	0	0	1	0	0	0	0	pre- scale	sign	step	time		o. of ments
set_pwm ⁽¹⁾	0	1	0	0	0	0	0	0				PWM	value			
set_pwm ⁽²⁾	1	0	0	0	0	1	0	0	0	1	1	0	0 0 PWM		l value	
wait	0	prescale			time			0	0	0	0	0	0	0	0	0

⁽¹⁾ This opcode is used with numerical operands.

Ramp

This instruction facilitates a smooth transition between one PWM value and another on the D1 to D9 outputs, effectively generating ramps with either a negative or positive slope. The AW21209 supports programming both extremely fast and extremely slow ramps.

The ramp instruction facilitates the generation of a PWM ramp, utilizing the effective PWM value as the starting point. At each ramp step, the output is incremented or decremented by one unit unless the number of increments is set to zero. The time span for a single ramp step is determined by the prescale bit [14] and the

⁽²⁾ This opcode is used with variables.



上海艾为电子技术股份有眼公司 shanghai awinic technology co., ltd.

step time bits [13:9]. Specifically, when the prescale is configured to 0, the cycle time is set to 0.49 ms, and when the prescale is configured to 1, the cycle time is set to 15.6 ms. Consequently, the minimum time span for a single step is 0.49 ms (prescale \times step time span = 0.49 ms \times 1), while the maximum time span is 15.6 ms \times 31 = 484 ms.

The number of increments specifies the total steps taken during a single ramp instruction. The maximum increment value is 255, representing a progression from the zero value to the maximum value. If the PWM reaches its minimum or maximum value (0 or 255) during the ramp instruction, the instruction will continue to completion regardless of saturation. The ramp instruction governs the eight most-significant bits (MSB) of the PWM values, while the remaining bits are internally interpolated as intermediate ramp values to ensure a smoother transition. This functionality allows the ramp instruction to serve as both a ramp and a wait instruction. Note: The ramp instruction functions as a wait instruction when the increment bits [7:0] are set to zero.

Programming ramps using variables closely mirrors the process of programming ramps with numerical operands. The sole distinction lies in capturing the step time and number of increments from variable registers at the onset of instruction execution. Any updates to the variables after the initiation of instruction execution will not influence the ongoing process. Furthermore, during each ramp step, the output is incremented or decremented by one unit, provided the increment value is not zero. The duration of a single step is determined by the prescale and step time bits. Step time can be specified using variables A, B, C, or D. Variables A, B, and C are configured via the ld instruction, whereas Variable D serves as a global variable that can be set by writing to the VARIABLE register (address 3C). Additionally, the LED TEST ADC register (address 42) can also serve as a source for Variable D. It should be noted that Variable D is the sole local variable accessible for reading across the serial bus. Naturally, the variable stored at address 3Ch is also readable (and writable).

NAME	VALUE(d)	DESCRIPTION
procedo	0	Divides master clock (32.7 kHz) by 16 = 2048 Hz, 0.488 ms cycle time
prescale	1	Divides master clock (32.7 kHz) by 512 = 64 Hz, 15.625 ms cycle time
-1	0	Increase PWM output
sign	1	Decrease PWM output
step time(1)	1-31	One ramp increment done in (step time) x (clock after prescale)
increments ⁽¹⁾	0-255	The number of increment/decrement cycles. Note: Value 0 takes the same time as increment by 1, but it is the wait instruction
step time ⁽²⁾	0-3	One ramp increment done in (step time) × (prescale). Step time is loaded with the value (5 LSB bits) of the variable defined below. 0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable D value, or register address 42H value. The value of the variable should be from 00001b to 11111b (1d to 31d) for correct operation
increments ⁽²⁾	0-3	The number of increment/decrement cycles. Value is taken from variable following defined: 0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable D value, or register address 42H value.

⁽¹⁾ Valid for numerical operands.

Ramp Instruction Application Example

Suppose that the LED dimming is controlled according to the linear scale and effective PWM value at the moment t = 0 is 140d (approximately 55%), as shown in Figure 25, and goal is to reach a PWM value of 145d (approximately 57%) at the moment t = 937.5ms. The parameters for the RAMP instruction are:

Prescale = 1 → 15.625 ms cycle time

⁽²⁾ Valid for variables.

Aug. 2025 V1.3

- Step time = $12 \rightarrow \text{step time span is } 12 \times 15.625 \text{ ms} = 187.5 \text{ ms}$
- Sign = 0 → increase PWM output
- # of increments = 5 → take 5 steps




Figure 16 Example of ramp commands

Set PWM

This instruction is designed to set the PWM value on outputs D1 through D9 without employing any ramping functionality. The PWM output value can be configured within the range of 0 to 255 using the PWM value bits [7:0]. Execution of this instruction requires sixteen clock cycles.

NAME	VALUE(d)	DESCRIPTION				
PWM value (i) ⁽¹⁾	0-255	PWM output duty cycle 0 - 100%				
variable (ii) ⁽²⁾	0-3	0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable D value, or register address 42H value				

⁽¹⁾ Valid for numerical operands.

Wait

When a wait instruction is executed, the engine enters the wait state, and the PWM values on the outputs are held constant.

NAME	VALUE(d)	DESCRIPTION
prescale	0	Divide master clock (32.7 kHz) by 16 which means 0.488 ms cycle time.
prescale	1	Divide master clock (32.7 kHz) by 512 which means 15.625 ms cycle time.
time	1-31	Total wait time is = (time) x (prescale). Maximum 484 ms, minimum 0.488 ms.

Clock

Clock frequency adjustment affects the instruction execution cycle, the ramp instruction ramp – up\ ramp – down time, and the wait instruction waiting time. An instruction is 16 bits, and its execution requires 16 clock cycles. The instruction execution can use an internal clock of 32.768 kHz, or an external clock of 32 kHz or 64 kHz.

⁽²⁾ Valid for variables.



上海又万电子孩爪股份有眼公司 shanghai awinic technology co., ltd.

clock	instruction execution cycle
internal clock of 32.768 kHz	16 * 1 / 32768Hz * 1000 = 0.488ms
external clock of 32 kHz	16 * 1 / 32000Hz * 1000 = 0.5ms
external clock of 64 kHz	16 * 1 / 64000Hz * 1000 = 0.25ms

Both the ramp and wait instructions have a prescale parameter, which is related to the clock cycle. Take the ramp instruction as an example.

clock		prescale
internal clock of 32,768 kHz	0	Divides master clock (32.768kHz) by 16 = 2048 Hz, 0.488 ms cycle time
internal clock of 32.700 ki iz	1	Divides master clock (32.768kHz) by 512 = 64 Hz, 15.625 ms cycle time
external clock of 32 kHz	0	Divides master clock (32kHz) by 16 = 2000 Hz, 0.5 ms cycle time
external clock of 32 kHz	1	Divides master clock (32kHz) by 512 = 62.5 Hz, 16 ms cycle time
external clock of 64 kHz	0	Divides master clock (64kHz) by 16 = 4000 Hz, 0.25 ms cycle time
external clock of 64 kHz	1	Divides master clock (64kHz) by 512 = 125 Hz, 8 ms cycle time

LED Mapping Instructions

LED Mapping instruction set is listed in the following tables:

Table 7 AW21209 LED Mapping Instructions

Inst	Bit [15]	Bit [14]	Bit [13]	Bit [12]	Bit [11]	Bit [10]	Bit [9]	Bit [8]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
mux_ld_start	1	0	0	1	1	1	1	0	0			SRAM	addres			
mux_map_start	1	0	0	1	1	1	0	0	0			SRAM	addres	ss 0-95		
mux_ld_end	1	0	0	1	1	1	0	0	1			SRAM	addres	s 0-95		
mux_sel	1	0	0	1	1	1	0	1	0	LED select						
mux_clr	1	0	0	1	1	1	0	1	0	0	0	0	0	0	0	0
mux_map_next	1	0	0	1	1	1	0	1	1	0	0	0	0	0	0	0
mux_map_prev	1	0	0	1	1	1	0	1	1	1	0	0	0	0	0	0
mux_ld_next	1	0	0	1	1	1	0	1	1	0	0	0	0	0	0	1
mux_ld_prev	1	0	0	1	1	1	0	1	1	1	0	0	0	0	0	1
mux_ld_addr	1	0	0	1	1	1	1	1	0	SRAM address 0-95						
mux_map_addr	1	0	0	1	1	1	1	1	1	SRAM address 0-95						

These instructions define the engine-to-LED mapping. The mapping information is stored in a table, which is stored in the SRAM (program memory of the AW21209). AW21209 has three program execution engines which can be mapped to 9 LED drivers or to one GPO pin. One engine can control one or multiple.

LED drivers. There are totally eleven instructions for the engine-to-LED-driver control: mux_ld_start, mux_map_start, mux_ld_end,mux_sel, mux_clr, mux_map_next, mux_map_prev, mux_ld_next, mux_ld_prev, mux_ld_addr and mux_map_addr.

Mapping table in SRAM.

	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
mapping table in SRAM	GPO(only AW21209 FOR)							D9	D8	D7	D6	D5	D4	D3	D2	D1



上海文列电子技术股份有限公司 shanghai awinic technology co., ltd.

MUX_LD_START; MUX_LD_END

The instructions mux ld start and mux ld end are utilized to specify the memory location of the mapping table.

NAME	VALUE(d)	DESCRIPTION
SRAM address	0-95	Mapping table start/end address

MUX MAP START

Mux_map_start specifies the starting address of the mapping table in memory, and simultaneously activates (maps) the first row of the table.

NAME	VALUE(d)	DESCRIPTION
SRAM address	0-95	Mapping table start address

MUX_SEL

The mux_sel instruction enables the connection of exactly one LED driver (or the GPO pin) to a program execution engine. To connect multiple LEDs to a single engine, the mapping table is utilized. Once the mapping for an LED has been released, the PWM register value continues to control the LED brightness. If the mapping for the GPO pin is released, serial bus control assumes responsibility for managing the GPO state.

NAME	VALUE(d)	DESCRIPTION
		0 = no drivers selected
		1 = LED1 selected
LED select	0-16	2 = LED2 selected
LLD 30lcct	0-10	
		9 = LED9 selected
		16 = GPO, This feature is only applicable to AW21209FOR

MUX CLR

Mux_clr instruction clears the mapping between the engine and the driver. Once the mapping for an LED has been released, the PWM register continues to control the LED brightness. If the mapping for the GPO pin is released, serial bus control assumes responsibility for managing the GPO state.

MUX_MAP_NEXT

This instruction activates the next row in the mapping table each time it is invoked. For instance, if the second row is currently active, invoking the mux_map_next instruction will activate the third row. If the end address of the mapping table is reached, activation will roll back to the start address of the mapping table upon the next invocation of the mux_map_next instruction. The engine does not push a new PWM value to the LED driver output until either the set_pwm or ramp instruction is executed. Once the mapping for an LED has been released, the value stored in the PWM register continues to control the LED brightness. If the mapping for the GPO pin is released, serial bus control assumes responsibility for managing the GPO state.

MUX_LD_NEXT

Similar to the mux_map_next instruction, this instruction only updates the index pointer to point to the next row in the mapping table. However, no actual mapping is established, and the connection between the engine and the LED driver remains unchanged.

MUX MAP PREV

This instruction activates the previous row in the mapping table each time it is invoked. For instance, if the third row is currently active, invoking the mux_map_prev instruction will activate the second row. If the start address of the mapping table is reached, activation will roll to the end address of the mapping table upon the next invocation of the mux_map_prev instruction. The engine does not push a new PWM value to the LED driver output until either the set_pwm or ramp instruction is executed. Once the mapping for an LED has been released, the value stored in the PWM register continues to control the LED brightness. If the mapping for the GPO pin is released, serial bus control assumes responsibility for managing the GPO state.

MUX_LD_PREV

Similar to the mux_map_prev instruction, this instruction only updates the index pointer to point to the previous



上海艾为电子技术股份有眼公司 shanghai awinic technology co., ltd.

row in the mapping table. However, no actual mapping is established, and the connection between the engine and the LED driver remains unchanged.

MUX_MAP_ADDR

The mux_map_addr instruction sets the index pointer to point to the row in the mapping table defined by bits [6:0] and activates the specified row. The engine does not push a new PWM value to the LED driver output until either the set_pwm or ramp instruction is executed. Once the mapping for an LED has been released, the value stored in the PWM register continues to control the LED brightness. If the mapping for the GPO pin is released, serial bus control assumes responsibility for managing the GPO state.

NAME	VALUE(d)	DESCRIPTION	
SRAM address	0-95	Any SRAM address containing mapping data.	

MUX LD ADDR

The Mux_ld_addr instruction sets the index pointer to point to the row in the mapping table defined by bits [6:0], but the specified row is not activated.

NAME	VALUE(d)	DESCRIPTION
SRAM address	0-95	Any SRAM address containing mapping data.

Branch Instructions

LED Branch instruction set is listed in the following tables:

Table 8 AW21209 Branch Instructions

Inst	Bit [15]	Bit [14]	Bit [13]	Bit [12]	Bit [11]	Bit [10]	Bit [9]	Bit [8]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]	
rst	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
branch ⁽¹⁾	1	0	1			loop c	ount					step	number				
branch ⁽²⁾	1	0	0	0	0	1	1			st	ep num	ber			loop	count	
int	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
end	1	1	0	int	reset	0	0	0	0	0	0	0	0	0	0	0	
						wait for	trigger					send a t	rigger				
trigger	1	1	1	ext. trig	X ⁽³⁾	X ⁽³⁾	E3	E2	E1	ext. trig	X ⁽³⁾	X ⁽³⁾	E3	E2	E1	0	
trig_clear	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
jne	1	0	0	0	Number of instructions to be 0 1 0 0 skipped if the operation returns true					able 1	vari	able					
jl	1	0	0	0	Number of instructions to be skipped if the operation returns true					able 1	vari	able					
jge	1	0	0	0	1	1	0	Number of instructions to be skipped if the operation returns true variable 2									
je	1	0	0	0	1	1	1	Number of instructions to be skipped if the operation returns true variable variable					vari	able			

⁽¹⁾ This opcode is used with numerical operands.

BRANCH

⁽²⁾ This opcode is used with variables.

⁽³⁾ X means do not care.



上出义乃电子汉儿殷历有昵公司 shanghai awinic technology co., ltd.

The branch instruction is primarily designed to repeat a specific segment of program code multiple times. This instruction loads the step number value into the program counter. The loop count parameter specifies the number of repetitions for the instructions within the loop. The AW21209 supports nested looping, meaning loops can be embedded within other loops. The maximum number of nested loops supported is 8. Execution of this instruction requires sixteen clock cycles.

NAME	VALUE(d)	DESCRIPTION
loop count ⁽¹⁾	0-63	The number of loops to be done. 0 means an infinite loop.
step number	0-95	The step number to be loaded to program counter.
loop count ⁽²⁾	0-3	Selects the variable for loop count value. Loop count is loaded with the value of the variable defined below. 0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable D value, or register address 42H value

⁽¹⁾ Valid for numerical operands.

INT

An interrupt is sent to the processor by pulling the INT pin low and setting the corresponding status bit to a high state. The interrupt can be cleared by reading the interrupt status bits in the STATUS register located at address 3A.

RST

Rst instruction resets Program Counter register (address 37H, 38H, or 39H) and continues executing the program from the program start address defined in 4C-4E. Instruction takes sixteen clock cycles. Note that default value for all program memory registers is 0000H, which is the rst instruction.

END

End program execution. Instruction takes sixteen clock cycles.

NAME	VALUE(d)	DESCRIPTION
	0	No interrupt is sent. PWM register values remain intact.
int	1	Reset program counter value to 0 and send interrupt to processor by pulling the INT pin down and setting corresponding status bit high to notify that program has ended. PWM register values remains intact. Interrupt can be cleared by reading interrupt bits in STATUS register at address 3A.
	0	Reset program counter value to 0 and hold. PWM register values remains intact.
reset	1	Reset program counter value to 0 and hold. PWM register values of the non-mapped drivers remains. PWM register values of the mapped drivers is set to 0000 0000. On completion of int instruction with this bit set to 1 the master fader registers are set to zero as follows: Program execution engine 1 sets MASTER FADER 1 (48H) to zero, engine 2 sets MASTER FADER 2 (49H) to zero and engine 3 sets MASTER FADER 3 (4AH) to zero.

TRIGGER and TRIG CLEAR

The mechanisms of waiting for or sending triggers can be employed, for instance, to synchronize the operations among program execution engines. A send trigger instruction requires sixteen clock cycles, while waiting for a trigger takes at least sixteen clock cycles. The receiving engine retains the triggers that have been transmitted, and received triggers are cleared upon execution of the wait-for-trigger instruction. The wait-for-trigger instruction continues to execute until all predefined triggers have been received. (Note: multiple triggers can be defined within a single instruction.)

External trigger input signal must stay low for at least two clock cycles to be executed. Trigger output signal is

⁽²⁾ Valid for variables.



上海又乃甲士汉加敖门用除乙口 shanghai awinic technology co., ltd.

three clock cycles long. External trigger signal is active low; that is, when trigger is sent/received the pin is pulled to GND. Send external trigger is masked; that is, the device that has sent the trigger does not recognize it. If send and wait external trigger are used on the same instruction, the send external trigger is executed first, then the wait external trigger.

The trig_clear instruction clears pending triggers for a single execution engine. Use this instruction in each execution engine at the beginning of program execution to clear any pending triggers. Pending triggers are always cleared whenever the engine mode is in the disabled state or load program to SRAM.

NAME	VALUE(d)	DESCRIPTION
wait for trigger	0-31	Wait for trigger from the engine(s). Several triggers can be defined in the same instruction. Bit[7] engages engine 1, bit [8] engine 2, bit [9] engine 3 and bit [12] is for external trigger I/O.Bits [10] and [11] are not in use.
send a trigger	0-31	Send a trigger to the engine(s). Several triggers can be defined in the same instruction. Bit [1] engages engine 1, bit [2] engine 2, bit [3] engine 3 and bit [6] is for external trigger I/O. Bits [4] and [5] are not in use.

AW21209 can trigger the engine to run the lighting effect through the change of the TRIG pin level from high to low. Regarding the time from external triggering to the lighting effect response, the following calculation method can be referred to: The theoretical maximum value of this time is 44 clock cycles plus one PWM cycle. By adjusting the frequency division (no division) and mode (9 bit + 3 dither), the PWM cycle can reach the minimum value. The minimum value of the PWM cycle is: 1/20000Hzx1000 = 0.05 milliseconds. When the instruction cycle is calculated at 64 kHz, the theoretical maximum value = 0.7375 milliseconds.

The AW21209 instruction set includes the following conditional jump instructions: jne (jump if not equal); jge (jump if greater or equal); jl (jump if less); je (jump if equal). If the condition is true, a certain number of instructions are skipped (that is, the program jumps forward to a location relative to the present location). If condition is false, the next instruction is executed.

NAME	VALUE(d)	DESCRIPTION
number of instructions to be skipped if the operation returns true.	0-31	The number of instructions to be skipped when the statement is true. Note: value 0 means redundant code.
variable 1	0-3	Defines the variable to be used in the test: 0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable, or register address 42H value.
variable 2	0-3	Defines the variable to be used in the test: 0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable, or register address 42H value.

Arithmetic Instructions

LED Arithmetic instruction set is listed in the following tables:

Table 9 AW21209 Data Transfer And Arithmetic Instructions

Inst	Bit [15]	Bit [14]	Bit [13]	Bit [12]	Bit [11]	Bit [10]	Bit [9]	Bit [8]	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
ld	1	0	0	1		Target variable		0		8-bit value						
add ⁽¹	1	0	0	1	Tar	get	0	1		•	•	8-bit	value		•	



					variable								
add ⁽²⁾	1	0	0	1	Target variable	1	1	0	0	0	0	variable 1	variable 2
sub ⁽¹⁾	1	0	0	1	Target variable	1	0				8-bit	value	
sub ⁽²⁾	1	0	0	1	Target variable	1	1	0	0	0	1	variable 1	variable 2

⁽¹⁾ This opcode is used with numerical operands.

LD

This instruction is used to assign a value to a variable, overwriting the previous value stored in that variable. Each engine has two local variables, designated as A and B, while variable C serves as a global variable.

NAME	VALUE(d)	DESCRIPTION
		0 = variable A
target variable	0-2	1 = variable B
		2 = variable C
8-bit value	0-255	Variable value

ADD

The operator either adds an 8-bit value to the current value of the target variable or adds the value of Variable 1 (A, B, C, or D) to the value of Variable 2 (A, B, C, or D), storing the result in the register of Variable A, B, or C. Variables overflow from 255 to 0.

NAME	VALUE(d)	DESCRIPTION
8-bit value ⁽¹⁾	0-255	The value to be added.
target variable	0-2	0 = variable A 1 = variable B 2 = variable C
variable 1 ⁽²⁾	0-3	0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable, or register address 42H value.
variable 2 ⁽²⁾	0-3	0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable, or register address 42H value.

⁽¹⁾ Valid for numerical operands.

SUB

The SUB operator either subtracts an 8-bit value from the current value of the target variable or subtracts the value of Variable 2 (A, B, C, or D) from the value of Variable 1 (A, B, C, or D), storing the result in the register of the target variable (A, B, or C). Variables overflow from 0 to 255.

NAME	VALUE(d)	DESCRIPTION				
8-bit value ⁽¹⁾	0-255	he value to be subed.				
target variable	0-2	0 = variable A 1 = variable B				
		2 = variable C				
variable 1 ⁽²⁾	0-3	0 = local variable A 1 = local variable B				

⁽²⁾ This opcode is used with variables.

⁽²⁾ Valid for variables.

	•	•	
W			
$\Lambda I \Lambda$			
U			┖

		2 = global variable C 3 = register address 3CH variable, or register address 42H value.
variable 2 ⁽²⁾	0-3	0 = local variable A 1 = local variable B 2 = global variable C 3 = register address 3CH variable, or register address 42H value.

⁽¹⁾ Valid for numerical operands.

⁽²⁾ Valid for variables.



CONTROLLING LED OUTPUTS

REGISTERS DIRECT CONTROL

Registers direct control is active by default. The ports of the chip are functionally independent of each other, and a single LED can be lit up separately according to the application. To light up D1, you can follow the steps below:

- 1) Power on the chip, pull up the EN pin, and delay for 2 ms.
- Set the value of the CHIP_EN[Bit6] in the CONFIG(00H) register to 1, and the chip enters the NORMAL mode.
- 3) Set the value of CP MODE [Bit4-Bit3] in the MISC(36H) register to 1, and use the 1X mode.
- 4) Set the value of CLK_SEL[Bit1-Bit0] in the MISC(36H) register to 0, and use the external clock. If no external clock is available, the internal clock can be selected.
- 5) Set the D1_CURRENT(26H) register to FFH, and the current is 25.5 mA.
- 6) Set the D1_PWM(16H) register to FFH, and the duty cycle is 100%.

ENGINE CONTROL

The priority of the program execution engine is higher than that of the direct control register. Therefore, if the user has set the PWM register to a certain value, this value will be automatically overridden when the program execution engine controls the driver. The steps to output light effects using the program execution engine are as follows:

- Design the light effect code. The engine controls D1-D9 to achieve autonomous breathing. Engine 1 controls D1, D4, and D7; Engine 2 controls D2, D5, and D8; Engine 3 controls D3, D6, and D9. Please note that the light effect here is only for demonstration. AW21209 has a rich instruction set and can generate various required light effects.
- 2) Power on the chip, pull up the EN pin, and delay for 2ms.
- 3) Set the value of the CHIP_EN[Bit6] in the CONFIG(00H) register to 1. The chip enters the NORMAL mode.
- 4) Set the value of CP MODE [Bit4-Bit3] in the MISC(36H) register to 1, and use the 1X mode.
- 5) Set the value of CLK_SEL[Bit1-Bit0] in the MISC(36H) register to 0, and use the external clock. If no external clock is available, the internal clock can be selected.
- 6) Set the values of the D1-D9 CURRENT(26H-2EH) registers to FFH, and the current is 25.5mA.
- 7) Configure the ENG1_PROG_START_ADDR(4CH), ENG2_PROG_START_ADDR(4DH), and ENG3_PROG_START_ADDR(4EH) registers.
- 8) Set the value of the ENG_CTRL(01H) register to 0x15, and the control mode of engines 123 is the loading mode.
- Configure the light effect running program to SRAM.
- 10) Set the value of the CONFIG(00H) register to 0x6A, and the program execution mode of engines 123 is the free-running mode.
- 11) Set the value of the ENG_CTRL(01H) register to 0x2A, and the control mode of engines 123 is set to the running mode.

MASTER FADER CONTROL

AW21209 supports the master fader control function. Users only need to write to one register to perform fadein or fade-out operations on multiple LEDs. The master fader control function has two modes: direct mode and engine mode.



DIRECT MODE

The steps for Master Fader1 to use direct mode control D1-D9 are as follows:

- 1) Power on the chip, pull up the EN pin, and delay for 2ms.
- 2) Set the value of CHIP_EN[Bit6] in the CONFIG(00H) register to 1, and the chip enters the NORMAL mode.
- 3) Set the value of CP_MODE [Bit4-Bit3] in the MISC(36H) register to 1, using the 1X mode.
- 4) Set the value of CLK_SEL[Bit1-Bit0] in the MISC(36H) register to 1, using the internal clock.
- 5) Set the D1-D9 MAPPING(06H-0EH) to 1, selecting Master Fader1.
- 6) Set the D1_D9 PWM(16H-1EH) register to FFH, with a duty cycle of 100%.
- 7) Set the Master Fader1(48H) register to FFH and observe the brightness.
- 8) Set the Master Fader1(48H) register to 80H and observe the brightness.
- 9) Set the Master Fader1(48H) register to 0H and observe the brightness.
- 10) In steps 7, 8, and 9, the brightness of the 9 LEDs gradually decreases to 0.

ENGINE MODE

The steps for Master Fader1 to use engine mode control D1-D9 are as follows:

- 1) Power on the chip, pull up the EN pin, and delay for 2ms.
- 2) Set the value of the CHIP_EN[Bit6] in the CONFIG(00H) register to 1,, and the chip enters the NORMAL mode.
- 3) Set the value of CP MODE [Bit4-Bit3] in the MISC(36H) register to 1, using the 1X mode.
- 4) Set the value of CLK_SEL[Bit1-Bit0] in the MISC(36H) register to 1, using the internal clock.
- 5) Set the D1-D9 MAPPING(06H-0EH) to 0.
- 6) Set the D1-D9 RATIO_EN(02H-03H) to 1.
- 7) Set the D1-D9 PWM(16H-1EH) registers to FFH, with a duty cycle of 100%.
- 8) ENG1 selects D1-D9, set_pwm 0x10, this value will be passed to MASTER_FADER1.

The duty cycle output from ports D1 to D9 will be the product of the values in the D1-D9 PWM registers and the master fader register. The advantage of using the ENG mode lies in its ability to operate independently without the need for an external processor.



Register Configuration

Register List

ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
0x00	CONFIG	CHIP_EN		ENG1_EXEC		ENG2_EXEC		ENG3_EXEC		0x00
0x01	ENG_ CTRL			ENG1_MODE		ENG2_MODE		ENG3_MODE		0x00
0x02	RATIO1	D9_ RATIO_ EN					0x00			
0x03	RATIO2	D8_ RATIO_ EN	D7_ RATIO_ EN	D6_ RATIO_ EN	D5_ RATIO_ EN	D4_ RATIO_ EN	D3_ RATIO_ EN	D2_ RATIO_ EN	D1_ RATIO_ EN	0x00
0x04	LED_ ON1	D9_ON					0x01			
0x05	LED_ ON2	D8_ON	D7_ON	D6_ON	D5_ON	D4_ON	D3_ON	D2_ON	D1_ON	0xFF
0x06	LED1_ CTRL	D1_MAPPING D1_LOG D1_TEMP_COMP				0x00				
0x07	LED2_ CTRL	D2_MAPPING		D2_LOG _EN	•	D2_TEMP_COMP				0x00
0x08	LED3_ CTRL	D3_MAPPING		D3_LOG _EN	D3_TEMP_COMP				0x00	
0x09	LED4_ CTRL	D4_MAPPING		D4_LOG _EN	D4_TEMP_COMP				0x00	
0x0A	LED5_ CTRL	D5_MAPPING		D5_LOG _EN	D5_TEMP_COMP				0x00	
0x0B	LED6_ CTRL	D6_MAPPING		D6_LOG _EN	D6_TEMP_COMP				0x00	
0x0C	LED7_ CTRL	D7_MAPPING		D7_LOG _EN	D7_TEMP_COMP			0x00		
0x0D	LED8_ CTRL	D8_M	APPING	D8_LOG _EN	D8_TEMP_COMP				0x00	
0x0E	LED9_ CTRL	D9_M	D9_MAPPING D9_LOG _EN			D9_TEMP_COMP				0x00
0x16	LED1_ PWM	D1_PWM						0x00		
0x17	LED2_ PWM	D2_PWM						0x00		
0x18	LED3_ PWM	D3_PWM						0x00		
0x19	LED4_ PWM	D4_PWM						0x00		
0x1A	LED5_ PWM	D5_PWM					0x00			



ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default	
0x1B	LED6_ PWM				D6_	_PWM				0x00	
0x1C	LED7_ PWM				D7_	_PWM				0x00	
0x1D	LED8_ PWM				D8_	_PWM				0x00	
0x1E	LED9_ PWM				D9_	_PWM				0x00	
0x26	LED1_ CURR				D1_Cl	JRRENT	•	50	7	0xAF	
0x27	LED2_ CURR				D2_Cl	JRRENT	×			0xAF	
0x28	LED3_ CURR				D3_Cl	JRRENT				0xAF	
0x29	LED4_ CURR		D4_CURRENT								
0x2A	LED5_ CURR		D5_CURRENT								
0x2B	LED6_ CURR		D6_CURRENT								
0x2C	LED7_ CURR		D7_CURRENT								
0x2D	LED8_ CURR		D8_CURRENT								
0x2E	LED9_ CURR				D9_Cl	JRRENT				0xAF	
0x36	MISC	VARIAB LE_D_ SEL	EN_AUTO _INCR	POWER SAVE_ EN	CP_	MODE	PWM_PS _EN	CLK.	_SEL	0x40	
0x37	ENG1_ PC_ CFG					ENG1_PC				0x00	
0x38	ENG2_ PC_ CFG	-5				ENG2_PC				0x00	
0x39	ENG3_ PC_ CFG					ENG3_PC				0x00	
0x3A	STATUS	LEDTES T_MEA S_DON E	MASK_ BUSY	START UP_ BUSY	ENGINE _BUSY	EXT_CLK _DET	ENG1_ INT	ENG2_ INT	ENG3_ INT	0x40	
0x3B	IO_ CTRL	EN_CLK _OUT							0x00		
0x3C	VARIAB LE_CFG				VAR	IABLE				0x00	



ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default		
0x3D	SOFT_ RESET				RE	SET				0x00		
0x3E	TEMP_ CTRL	TEMP_ MEAS_ BUSY					EN_TEMP _SENSOR		SEL_ EXT_ TEMP	0x00		
0x3F	TEMP_ READ		TEMPERATURE_INTERNAL									
0x40	TEMP_ WRITE		TEMPERATURE_EXTERNAL									
0x41	TEST_ CTRL	EN_LED _TEST_ ADC	TEST_ EN_LED_ LED_TEST_SEL									
0x42	TEST_ ADC_ DATA				TEST	_DATA				0x00		
0x45	ENG1_V ARIABL E_A_ CFG				ENG1_V	ARIABLE_A)			0x00		
0x46	ENG2_V ARIABL E_A_ CFG		ENG2_VARIABLE_A									
0x47	ENG3_V ARIABL E_A_ CFG		ENG3_VARIABLE_A									
0x48	MASTE R_FADE R1_CFG				MASTER	R_FADER1				0x00		
0x49	MASTE R_FADE R2_CFG				MASTER	R_FADER2				0x00		
0x4A	MASTE R_FADE R3_CFG				MASTER	R_FADER3				0x00		
0x4C	ENG1_ PROG_ START_ ADDR				ENC	G1_START_A	DDR			0x00		
0x4D	ENG2_ PROG_ START_ ADDR		ENG2_START_ADDR									
0x4E	ENG3_ PROG_ START_ ADDR				ENG	33_START_A	DDR			0x10		



ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
0x4F	PROG_ MEM_ PAGE_ SEL						SRA	M_PAGE_S	EL	0x00
0x50	PROG_ MEMOR Y00				INSTRUC	TION1_MSB				0x00
0x51	PROG_ MEMOR Y01				INSTRUC	TION1_LSB				0x00
0x52	PROG_ MEMOR Y02				INSTRUC	TION2_MSB	×			0x00
0x53	PROG_ MEMOR Y03				INSTRUC	TION2_LSB				0x00
0x54	PROG_ MEMOR Y04				INSTRUC	TION3_MSB				0x00
0x55	PROG_ MEMOR Y05				INSTRUC	TION3_LSB				0x00
0x56	PROG_ MEMOR Y06				INSTRUC	TION4_MSB				0x00
0x57	PROG_ MEMOR Y07				INSTRUC	TION4_LSB				0x00
0x58	PROG_ MEMOR Y08				INSTRUC	TION5_MSB				0x00
0x59	PROG_ MEMOR Y09				INSTRUC	TION5_LSB				0x00
0x5A	PROG_ MEMOR Y0A				INSTRUC	TION6_MSB				0x00
0x5B	PROG_ MEMOR Y0B				INSTRUC	TION6_LSB				0x00
0x5C	PROG_ MEMOR Y0C		7		INSTRUC	TION7_MSB				0x00
0x5D	PROG_ MEMOR Y0D				INSTRUC	TION7_LSB				0x00
0x5E	PROG_ MEMOR Y0E				INSTRUC	TION8_MSB				0x00
0x5F	PROG_ MEMOR Y0F				INSTRUC	TION8_LSB				0x00



ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default
0x60	PROG_ MEMOR Y10				INSTRUC	TION9_MSB				0x00
0x61	PROG_ MEMOR Y11				INSTRUC	TION9_LSB				0x00
0x62	PROG_ MEMOR Y12				INSTRUCT	FION10_MSB				0x00
0x63	PROG_ MEMOR Y13				INSTRUC	ΓΙΟΝ10_LSB		(1)		0x00
0x64	PROG_ MEMOR Y14				INSTRUCT	TION11_MSB				0x00
0x65	PROG_ MEMOR Y15				INSTRUC	ΓΙΟΝ11_LSB	7			0x00
0x66	PROG_ MEMOR Y16				INSTRUCT	TION12_MSB)			0x00
0x67	PROG_ MEMOR Y17				INSTRUC	TION12_LSB				0x00
0x68	PROG_ MEMOR Y18				INSTRUCT	TION13_MSB				0x00
0x69	PROG_ MEMOR Y19				INSTRUC	ΓΙΟΝ13_LSB				0x00
0x6A	PROG_ MEMOR Y1A		•	C	INSTRUCT	FION14_MSB				0x00
0x6B	PROG_ MEMOR Y1B				INSTRUC	ΓΙΟΝ14_LSB				0x00
0x6C	PROG_ MEMOR Y1C				INSTRUCT	TION15_MSB				0x00
0x6D	PROG_ MEMOR Y1D				INSTRUC	ΓΙΟΝ15_LSB				0x00
0x6E	PROG_ MEMOR Y1E				INSTRUCT	TION16_MSB				0x00
0x6F	PROG_ MEMOR Y1F				INSTRUC	ΓΙΟΝ16_LSB				0x00
0x70	ENG1_ MAPPIN G1	GPO_M APPING _ENG1(only AW2120 9FOR)							D9_MAP PING_ ENG1	0x00



4000		D:/=	D'/ O	D'/F	D'44	Dire	Divo	D'44	D'/O	5 ()	
ADDR	NAME	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Default	
0x71	ENG1_ MAPPIN G2	D8_MA PPING_ ENG1	D7_MAPP ING_ ENG1	D6_MA PPING_ ENG1	D5_MA PPING_ ENG1	D4_MAPP ING_ ENG1	D3_MAPP ING_ ENG1	D2_MA PPING_ ENG1	D1_MAP PING_ ENG1	0x00	
0x72	ENG2_ MAPPIN G1	GPO_M APPING _ENG2(only AW2120 9FOR)							D9_MAP PING_E NG2	0x00	
0x73	ENG2_ MAPPIN G2	D8_MA PPING_ ENG2	D7_MAPP ING_ ENG2	D6_MA PPING_ ENG2	D5_MA PPING_ ENG2	D4_MAPP ING_ ENG2	D3_MAPP ING_ ENG2	D2_MA PPING_ ENG2	D1_MAP PING_ ENG2	0x00	
0x74	ENG3_ MAPPIN G1	GPO_M APPING _ENG3(only AW2120 9FOR)		C F							
0x75	ENG3_ MAPPIN G2	D8_MA PPING_ ENG3	D7_MAPP ING_ ENG3	D6_MA PPING_ ENG3	D5_MA PPING_ ENG3	D4_MAPP ING_ ENG3	D3_MAPP ING_ ENG3	D2_MA PPING_ ENG3	D1_MAP PING_ ENG3	0x00	
0x76	CP_ CTRL	THRE	SHOLD	THSHO LD_LIMI T_RAIS E_EN	TII	MER	FORCE_ 1X			0x00	
0x7F	ENHAN CED_ CFG		ENHANCED_PASSWORD								
0x80	PWM_ CFG					PWM_DIV PWM_ MODE				0x16	
0xA0	CHIP_ID _R						CHIP_	ID		0x00	



Register Detailed Description

CON	FIG: (Address	00h)		
Bit	Symbol	R/W	Description	Default
7	Reserved	RW	Not used	0
6	CHIP_EN	RW	Chip work mode. In standby mode, All registers are NOT allowed to be accessed except CHIP_EN bit 0: Standby mode. 1: Normal mode	0x0
5:4	ENG1_EXEC	RW	Engine 1 program execution control. Execution register bits define how the program is executed. Hold mode: Hold causes the execution engine to finish the current instruction and then stop. Program counter (PC) can be read or written only in this mode. Step mode: Execute the instruction at the location pointed by the PC, increment the PC by one and then reset ENG1_EXEC bits to 00 (i.e. enter hold). Rree run mode: Start program execution from the location pointed by the PC. execute once mode: Execute the instruction pointed by the current PC value and reset ENG1_EXEC to 00 (that is, enter hold). The difference between step and execute once is that execute once does not increment the PC. b00: hold mode b01: step mode b10: free run mode b11: execute once mode	0x0
3:2	ENG2_EXEC	RW	Please refer to the description of ENG1_EXEC.	0x0
1:0	ENG3_EXEC	RW	Please refer to the description of ENG1_EXEC.	0x0

ENG_CTRL: (Address 01h)

0x0

0x0



Bit R/W **Default Symbol** Description 7:6 Reserved RW Not used 0 Engine 1 operation modes. Disable mode: Engines can be configured to disabled mode each one separately. Load program mode: Writing to program memory is allowed only when the engine is in load program operation mode and engine busy bit (reg 3A) is not set. Serial bus master should check the busy bit before writing to program memory or allow at least 1ms delay after entering to load mode before memory write, to ensure initialization. All the three engines are in hold while one or more engines are in load program mode. PWM values are frozen, also. Program execution continues when all the engines are out of load program mode. Load program mode resets the program counter of the respective engine. ENG1 Load program mode can be entered from the disabled mode RW 5:4 0x0 only. Entering load program mode from the run program mode MODE or halt mode is not allowed. Run Program mode: Run program mode executes the instructions stored in the program memory. Execution register (ENG1_EXEC etc.) bits define how the program is executed (hold, step, free run or execute once). Program start address can be programmed to the PC register. The PC is reset to zero when the PC's upper limit value is reached. Halt mode: Instruction execution aborts immediately, and engine operation halts. b00: Disable mode b01: Load program mode b10: Run Program mode b11: Halt mode

RATI	RATIO1: (Address 02h)								
Bit	Symbol	R/W	Description	Default					
7:1	Reserved	RW	Not used	0					
0	D9_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0					

Please refer to the description of ENG1_MODE.

Please refer to the description of ENG1 MODE.

RATI	RATIO2: (Address 03h)							
Bit	Symbol	R/W	Description	Default				

ENG2

MODE ENG3_

MODE

RW

RW

3:2

1:0





7	D8_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
6	D7_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
5	D6_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
4	D5_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
3	D4_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
2	D3_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
1	D2_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0
0	D1_RATIO_ EN	RW	Ratiometric dimming enable. 0: Disable 1: Enable	0x0

LED_	LED_ON1: (Address 04h)									
Bit	Symbol	R/W	Description	Default						
7:1	Reserved	RW	Not used	0						
0	D9_ON	RW	LED Output analog circuit enable. 0: Disable 1: Enable	0x1						

LED_ON2: (Address 05h)								
Bit	Symbol	R/W	Description	Default				
7	D8_ON	RW	LED Output analog circuit enable. 0: Disable 1: Enable	0x1				
6	D7_ON	RW	LED Output analog circuit enable. 0: Disable 1: Enable	0x1				
5	D6_ON	RW	LED Output analog circuit enable. 0: Disable 1: Enable	0x1				

awinic





LED'	LED1_CTRL: (Address 06h)								
Bit	Symbol	R/W	Description	Default					
7:6	D1_ MAPPING	RW	The duty cycle on D1 output is the D1 PWM register value (address 16H) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0					
5	D1_LOG_EN	RW	O: linear adjustment 1: logarithmic adjustment	0x0					



4:0	D1_TEMP_ COMP	RW	The reference temperature is 25°C (that is, the temperature at which the compensation has no effect) and the correction factor (slope) can be set in 0.1% /°C steps to any value between -1.5% /°C and +1.5%/°C, with a default to 0.0% /°C. The PWM duty cycle at temperature T (in centigrade) can be obtained as follows: PWM _F = [PWM _S – (25 – T) × correction factor × PWM _S] / 2, where PWM _F is the final duty cycle at temperature T, PWM _S is the set PWM duty cycle (PWM duty cycle is set in registers 16H to 1EH) and the value of the correction factor is obtained from the table below. b00000: Not activated b11111: -1.5%/°C b11110: -1.4%/°C b11101: -1.3%/°C b11101: -1.3%/°C b11101: -1.3%/°C b11101: -0.8%/°C b11001: -0.9%/°C b10011: -0.7%/°C b10011: -0.5%/°C b10111: -0.3%/°C b10101: -0.2%/°C b10001: 0.1%/°C b10001: 0.1%/°C b10001: 0.1%/°C b00010: 0.2%/°C b10001: 0.3%/°C b00010: 0.5%/°C b00010: 0.5%/°C b00110: 0.5%/°C b00110: 0.5%/°C b00110: 0.5%/°C b00110: 0.5%/°C b00110: 0.5%/°C b00110: 0.5%/°C b00111: 0.7%/°C b01100: 0.9%/°C b01100: 0.9%/°C b01100: 1.2%/°C b01100: 1.2%/°C b01101: 1.3%/°C b01101: 1.3%/°C b01101: 1.3%/°C b01101: 1.3%/°C b01110: 1.4%/°C b01111: 1.5%/°C b01111: 1.5%/°C	0x0
-----	------------------	----	--	-----



LED2_CTRL: (Address 07h) R/W Bit **Symbol** Description **Default** The duty cycle on D2 output is the D2 PWM register value (address 17H) multiplied with the value in the MASTER FADER register. D2_ 7:6 RWb00: no mapping 0x0 **MAPPING** b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3 0: linear adjustment 5 D2_LOG_EN RW 0x0 1: logarithmic adjustment D2_TEMP_ 4:0 RWPlease refer to the description of D1_TEMP_COMP 0x0 COMP

LED3	LED3_CTRL: (Address 08h)					
Bit	Symbol	R/W	Description	Default		
7:6	D3_ MAPPING	RW	The duty cycle on D3 output is the D3 PWM register value (address 18H) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0		
5	D3_LOG_EN	RW	O: linear adjustment 1: logarithmic adjustment	0x0		
4:0	D3_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0		


LED4	LED4_CTRL: (Address 09h)					
Bit	Symbol	R/W	Description	Default		
7:6	D4_ MAPPING	RW	The duty cycle on D4 output is the D4 PWM register value (address 19H) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0		
5	D4_LOG_EN	RW	linear adjustment logarithmic adjustment	0x0		
4:0	D4_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0		



LED5_CTRL: (Address 0Ah) R/W Bit **Symbol Description Default** The duty cycle on D5 output is the D5 PWM register value (address 1AH) multiplied with the value in the MASTER FADER register. D5_ 7:6 RWb00: no mapping 0x0 **MAPPING** b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3 0: linear adjustment 5 D5_LOG_EN RW 0x0 1: logarithmic adjustment D5_TEMP_ 4:0 RWPlease refer to the description of D1_TEMP_COMP 0x0 COMP

LED6	LED6_CTRL: (Address 0Bh)					
Bit	Symbol	R/W	Description	Default		
7:6	D6_ MAPPING	RW	The duty cycle on D6 output is the D6 PWM register value (address 1BH) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0		
5	D6_LOG_EN	RW	O: linear adjustment 1: logarithmic adjustment	0x0		
4:0	D6_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0		

LED7_CTRL: (Address 0Ch)					
Bit	Symbol	R/W	Description	Default	
7:6	D7_ MAPPING	RW	The duty cycle on D7 output is the D7 PWM register value (address 1CH) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0	
5	D7_LOG_EN	RW	linear adjustment logarithmic adjustment	0x0	
4:0	D7_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0	




LED8	LED8_CTRL: (Address 0Dh)					
Bit	Symbol	R/W	Description	Default		
7:6	D8_ MAPPING	RW	The duty cycle on D8 output is the D8 PWM register value (address 1DH) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0		
5	D8_LOG_EN	RW	O: linear adjustment 1: logarithmic adjustment	0x0		
4:0	D8_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0		

LED9	LED9_CTRL: (Address 0Eh)					
Bit	Symbol	R/W	Description	Default		
7:6	D9_ MAPPING	RW	The duty cycle on D9 output is the D9 PWM register value (address 1EH) multiplied with the value in the MASTER FADER register. b00: no mapping b01: MASTER FADER1 b10: MASTER FADER2 b11: MASTER FADER3	0x0		
5	D9_LOG_EN	RW	O: linear adjustment 1: logarithmic adjustment	0x0		
4:0	D9_TEMP_ COMP	RW	Please refer to the description of D1_TEMP_COMP	0x0		

LED1	LED1_PWM: (Address 16h)					
Bit	Symbol	R/W	Description	Default		
7:0	D1_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0		

LED2	LED2_PWM: (Address 17h)					
Bit	Symbol	R/W	Description	Default		
7:0	D2_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0		

LED3	LED3_PWM: (Address 18h)					
Bit	Symbol	R/W	Description	Default		
7:0	D3_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0		



LED4	LED4_PWM: (Address 19h)						
Bit	Symbol	R/W	Description	Default			
7:0	D4_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0			

LED5	LED5_PWM: (Address 1Ah)						
Bit	Symbol	R/W	Description	Default			
7:0	D5_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0			

LED6	6_PWM: (Addr	ess 1Bh		
Bit	Symbol	R/W	Description	Default
7:0	D6_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0

LED7_PWM: (Address 1Ch)				
Bit	Symbol	R/W	Description	Default
7:0	D7_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0

LED8_PWM: (Address 1Dh)					
Bit	Symbol	R/W	Description	Default	
7:0	D8_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0	

LED9	LED9_PWM: (Address 1Eh)						
Bit	Symbol	R/W	Description	Default			
7:0	D9_PWM	RW	LED pwm duty cycle. When PWM is not FF, duty cycle is (PWM/256)*100%; When PWM is FF, duty cycle is 100%.	0x0			

LED1	LED1_CURR: (Address 26h)					
Bit	Symbol	R/W	Description	Default		
7:0	D1_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 μA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF		



LED2_CURR: (Address 27h)						
Bit	Symbol	R/W	Description	Default		
7:0	D2_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF		

LED3	3_CURR: (Add	ress 28h	n)	
Bit	Symbol	R/W	Description	Default
7:0	D3_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF

LED4_CURR: (Address 29h)			n)	
Bit	Symbol	R/W	Description	Default
7:0	D4_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF

T:0 D5_ CURRENT RW LED driver output current control register. The resolution is 8-bits and step size is 100 μA. 0x0 : 0.0mA 0x1 : 0.1mA	LED5_CURR: (Address 2Ah)						
7:0 D5_ CURRENT RW bits and step size is 100 μA. 0x0 : 0.0mA 0x1 : 0.1mA	Bit	Symbol	R/W	Description	Default		
UXFF: 25.5MA	7:0		RW	bits and step size is 100 μA. 0x0 : 0.0mA 0x1 : 0.1mA	0xAF		

LED6	6_CURR: (Add	ress 2B	h)	
Bit	Symbol	R/W	Description	Default
7:0	D6_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF



LED7_CURR: (Address 2Ch)						
Bit	Symbol	R/W	Description	Default		
7:0	D7_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF		

LED8_CURR: (Address 2Dh)			h)	
Bit	Symbol	R/W	Description	Default
7:0	D8_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF

LED9	LED9_CURR: (Address 2Eh)						
Bit	Symbol	R/W	Description	Default			
7:0	D9_ CURRENT	RW	LED driver output current control register. The resolution is 8-bits and step size is 100 µA. 0x0 : 0.0mA 0x1 : 0.1mA 0xFF: 25.5mA	0xAF			

MISC	MISC: (Address 36h)						
Bit	Symbol	R/W	Description	Default			
7	VARIABLE_ D_SEL	RW	Engine variable D source selection. 0: From 3CH register 1: From 42H register	0x0			
6	EN_AUTO_ INCR	RW	The automatic increment feature of the serial bus address enables a quick memory write of successive registers within one transmission. 0: Disable 1: Enable	0x1			
5	POWERSAV E_EN	RW	Automatic Power-Save mode enable. 0: Disabled 1: Enabled	0x0			



4:3	CP_MODE	RW	Charge-pump operation mode. b00: off b01: forced 1x b10: forced 1.5x b11: automatic selection	0x0
2	PWM_PS_ EN	RW	PWM power-save mode enable.	0x0
1:0	CLK_SEL	RW	Engine Clock Selection. b00: forced external clock b01: forced internal clock b10: automatic selection b11: forced internal clock	0x0

ENG	ENG1_PC_CFG: (Address 37h)						
Bit	Symbol	R/W	Description	Default			
7	Reserved	RW	Not used	0			
6:0	ENG1_PC	RW	Program counter value for program execution engine 1.	0x0			

ENG	ENG2_PC_CFG: (Address 38h)				
Bit	Symbol	R/W	Description	Default	
7	Reserved	RW	Not used	0	
6:0	ENG2_PC	RW	Program counter value for program execution engine 2.	0x0	

ENG	ENG3_PC_CFG: (Address 39h)						
Bit	Symbol	R/W	Description	Default			
7	Reserved	RW	Not used	0			
6:0	ENG3_PC	RW	Program counter value for program execution engine 3.	0x0			

STA	STATUS: (Address 3Ah)					
Bit	Symbol	R/W	Description	Default		
7	LEDTEST_ MEAS_ DONE	RO	This bit indicates when the LED test is done, and the result is written to the TEST DATA register. Typically the conversion takes 2.7 milliseconds to complete.	0x0		
6	MASK_ BUSY	RW	Mask bit for interrupts generated by STARTUP_BUSY or ENGINE_BUSY. Reading the register 3A clears the status bits [5:4] and releases INT pin to high state. When this bit is 1, no external interrupt is generated from STARTUP_BUSY or ENGINE_BUSY event. 0: not masked 1: masked	0x1		




Aug. 2025 V1.3

5	STARTUP_ BUSY	RO	A status bit which indicates that the device is running the internal start-up sequence. 0: Done 1: Busy Note: STARTUP_BUSY = 1 always when CHIP_EN bit is 0.	0x0
4	ENGINE_BU SY	RO	A status bit which indicates that a program execution engine is clearing internal registers. Serial bus master should not write or read program memory, or registers 00H, 37H to 39H or 4CH to 4EH, when this bit is set to 1. 0: Ready 1: Busy	0x0
3	EXT_CLK_ DET	RO	0: external clock not detected 1: external clock detected	0x0
2	ENG1_INT	RO	Interrupt bits for program execution engine 1. This bit is set by END or INT instruction. Reading the interrupt bit clears the interrupt.	0x0
1	ENG2_INT	RO	Interrupt bits for program execution engine 2. This bit is set by END or INT instruction. Reading the interrupt bit clears the interrupt.	0x0
0	ENG3_INT	RO	Interrupt bits for program execution engine 3. This bit is set by END or INT instruction. Reading the interrupt bit clears the interrupt.	0x0

IO_C	IO_CTRL: (Address 3Bh)						
Bit	Symbol	R/W	Description	Default			
7	EN_CLK_ OUT	RW	PAD_CLK32K Output Enable. 0: Disable 1: Enable	0x0			
6:3	Reserved	RW	Not used	0			
2	INT_CONF	RW	PAD_INT used as General-Output-Function enable. If enabled, output data is controlled by INT_GPO bit. 0: Disable 1: Enable	0x0			
1	GPO	RW	GPO output data.	0x0			
0	INT_GPO	RW	PAD_INT output data.	0x0			

VARIABLE_CFG: (Address 3Ch)					
Bit	Symbol	R/W	Description	Default	
7:0	VARIABLE	RW	These bits are used for storing a global 8-bit variable.	0x0	



SOFT_RESET: (Address 3Dh)						
Bit	Symbol	R/W	Description	Default		
7:0	RESET	WO	Writing 8'hFF into this register resets chip. Internal registers are reset to the default values. Reading RESET register returns 8'h00.	0x0		

TEM	TEMP_CTRL: (Address 3Eh)					
Bit	Symbol	R/W	Description	Default		
7	TEMP_ MEAS_ BUSY	RO	Temperature measurement done or not. 0: Done 1: Ongoing	0x0		
6:3	Reserved	RW	Not used	0		
2	EN_TEMP_ SENSOR	RW	Temp sensor Enable. Every time when EN_TEMP_SENSOR is written high a new measurement period is started. The length of the measurement period depends on temperature. At 25°C a measurement takes 20 milliseconds. Temperature can be read from register 3F. 0: Disable 1: Enable	0x0		
1	Reserved	RW	Not used	0		
0	SEL_EXT_ TEMP	RW	Temperature compensation source select. 0: From 3FH register 1: From 40H register	0x0		

TEM	TEMP_READ: (Address 3Fh)					
Bit	Symbol	R/W	Description	Default		
7:0	TEMPERAT URE_ INTERNAL	RO	These bits are used for storing an 8-bit temperature reading acquired from the internal temperature sensor. This register is a read-only register. Temperature reading is stored in 8-bit 2's complement format. b11010111: -41°C b11011000: -40°C b11011001: -39°C b01011001: 89°C	0x19		

TEM	TEMP_WRITE: (Address 40h)					
Bit	Symbol	R/W	Description	Default		
7:0	TEMPERAT URE_ EXTERNAL	RW	These bits are used for storing an 8-bit temperature reading acquired from an external sensor, if such a sensor is used. Temperature reading is stored in 8-bit 2's complement format, like in 3F register.	0x0		



TEST CTRL: (Address 41h) R/W Bit **Symbol Description Default** EN_LED_ Writing this bit high starts single LED test conversion. LED test 7 RW 0x0 measurement cycle is 2.7 milliseconds. TEST_ADC LED_TEST interrupt function enable. If this bit is 1, interrupt signal is sent to the INT pin when the LED test is EN_LED_ RW 6 accomplished. 0x0 TEST_INT 0: Disable 1: Enable RW 5 Not used 0 Reserved b00000: D1 b00001: D2 b00010: D3 b00011: D4 b00100: D5 LED_TEST_ b00101: D6 4:0 RW 0x0 SEL b00110: D7 b00111: D8 b01000: D9 b01111: VOUT b10000: VDD Others: Reserved

TEST	TEST_ADC_DATA: (Address 42h)						
Bit	Symbol	R/W	Description	Default			
7:0	TEST_DATA	RO	LED test ADC's least significant bit corresponds to 28.6 mV. The measured voltage V (typical) is calculated as follows: V = (RESULT(DEC) × 28.6) mV.	0x0			

ENG	ENG1_VARIABLE_A_CFG: (Address 45h)					
Bit	Symbol	R/W	Description	Default		
7:0	ENG1_ VARIABLE_ A	RO	These bits are used for Engine 1 local variable.	0x0		

ENG	2_VARIABLE_A	_CFG:	(Address 46h)	
Bit	Symbol	R/W	Description	Default
7:0	ENG2_ VARIABLE_ A	RO	These bits are used for Engine 2 local variable.	0x0



ENG	ENG3_VARIABLE_A_CFG: (Address 47h)					
Bit	Symbol	R/W	Description	Default		
7:0	ENG3_ VARIABLE_ A	RO	These bits are used for Engine 3 local variable.	0x0		

MAS	MASTER_FADER1_CFG: (Address 48h)						
Bit	Symbol	R/W	Description	Default			
7:0	MASTER_ FADER1	RW	An 8-bit register to control all the LED-drivers mapped to MASTER FADER1. Master fader allows the user to control dimming of multiple LEDS with a single serial bus write.	0x0			

MAS	MASTER_FADER2_CFG: (Address 49h)					
Bit	Symbol	R/W	Description	Default		
7:0	MASTER_ FADER2	RW	An 8-bit register to control all the LED-drivers mapped to MASTER FADER2. Master fader allows the user to control dimming of multiple LEDS with a single serial bus write.	0x0		

MAS	MASTER_FADER3_CFG: (Address 4Ah)					
Bit	Symbol	R/W	Description	Default		
7:0	MASTER_ FADER3	RW	An 8-bit register to control all the LED-drivers mapped to MASTER FADER3. Master fader allows the user to control dimming of multiple LEDS with a single serial bus write.	0x0		

ENG	ENG1_PROG_START_ADDR: (Address 4Ch)						
Bit	Symbol	R/W	Description	Default			
7	Reserved	RW	Not used	0			
6:0	ENG1_ START_ ADDR	RW	Engine 1 program start address.	0x0			

ENG	ENG2_PROG_START_ADDR: (Address 4Dh)					
Bit	Symbol	R/W	Description	Default		
7	Reserved	RW	Not used	0		
6:0	ENG2_ START_ ADDR	RW	Engine 2 program start address.	0x8		



ENG	ENG3_PROG_START_ADDR: (Address 4Eh)						
Bit	Symbol	R/W	Description	Default			
7	Reserved	RW	Not used	0			
	ENG3_						
6:0	START_	RW	Engine 3 program start address.	0x10			
	ADDR						

PRO	PROG_MEM_PAGE_SEL: (Address 4Fh)					
Bit	Symbol	R/W	Description	Default		
7:3	Reserved	RW	Not used	0		
2:0	SRAM_ PAGE_ SEL	RW	These bits select the program memory page. The program memory is divided into six pages of 16 instructions; 0: page 0 1: page 1 2: page 2 5: page 5	0x0		

PRO	PROG_MEMORY00: (Address 50h)					
Bit	Symbol	R/W	Description	Default		
7:0	INSTRUCTI ON1_MSB	RW	Instructions[15:8].	0x0		

PRO	PROG_MEMORY1F: (Address 6Fh)					
Bit	Symbol	R/W	Description	Default		
7:0	INSTRUCTI ON16_LSB	RW	Instructions[7:0].	0x0		

ENG	ENG1_MAPPING1: (Address 70h)					
Bit	Symbol	R/W	Description	Default		
7	GPO_ MAPPING_ ENG1	RO	GPO pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
6:4	Reserved	RO	Not used	0		
3	MF3_ MAPPING_ ENG1	RO	MasterFader3 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
2	MF2_ MAPPING_ ENG1	RO	MasterFader2 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		



1	MF1_ MAPPING_ ENG1	RO	MasterFader1 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0
0	D9_ MAPPING_ ENG1	RO	LED9 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0

ENG	ENG1_MAPPING2: (Address 71h)					
Bit	Symbol	R/W	Description	Default		
7	D8_ MAPPING_ ENG1	RO	LED8 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
6	D7_ MAPPING_ ENG1	RO	LED7 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
5	D6_ MAPPING_ ENG1	RO	LED6 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
4	D5_ MAPPING_ ENG1	RO	LED5 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
3	D4_ MAPPING_ ENG1	RO	LED4 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
2	D3_ MAPPING_ ENG1	RO	LED3 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
1	D2_ MAPPING_ ENG1	RO	LED2 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		
0	D1_ MAPPING_ ENG1	RO	LED1 pin mapped to ENG1 or not. 0: non-mapped 1: mapped	0x0		

ENG2_MAPPING1: (Address 72h)						
Bit	Symbol	R/W	Description	Default		
7	GPO_ MAPPING_ ENG2	RO	GPO pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0		
6:4	Reserved	RO	Not used	0		



3	MF3_ MAPPING_ ENG2	RO	MasterFader3 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0
2	MF2_ MAPPING_ ENG2	RO	MasterFader2 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0
1	MF1_ MAPPING_ ENG2	RO	MasterFader1 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0
0	D9_ MAPPING_ ENG2	RO	LED9 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0

ENG	ENG2_MAPPING2: (Address 73h)				
Bit	Symbol	R/W	Description	Default	
7	D8_ MAPPING_ ENG2	RO	LED8 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
6	D7_ MAPPING_ ENG2	RO	LED7 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
5	D6_ MAPPING_ ENG2	RO	LED6 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
4	D5_ MAPPING_ ENG2	RO	LED5 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
3	D4_ MAPPING_ ENG2	RO	LED4 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
2	D3_ MAPPING_ ENG2	RO	LED3 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
1	D2_ MAPPING_ ENG2	RO	LED2 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	
0	D1_ MAPPING_ ENG2	RO	LED1 pin mapped to ENG2 or not. 0: non-mapped 1: mapped	0x0	





Aug. 2025 V1.3

ENG	ENG3_MAPPING1: (Address 74h)					
Bit	Symbol	R/W	Description	Default		
7	GPO_ MAPPING_ ENG3	RO	GPO pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
6:4	Reserved	RO	Not used	0		
3	MF3_ MAPPING_ ENG3	RO	MasterFader3 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
2	MF2_ MAPPING_ ENG3	RO	MasterFader2 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
1	MF1_ MAPPING_ ENG3	RO	MasterFader1 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
0	D9_ MAPPING_ ENG3	RO	LED9 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		

ENG	ENG3_MAPPING2: (Address 75h)					
Bit	Symbol	R/W	Description	Default		
7	D8_ MAPPING_ ENG3	RO	LED8 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
6	D7_ MAPPING_ ENG3	RO	LED7 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
5	D6_ MAPPING_ ENG3	RO	LED6 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
4	D5_ MAPPING_ ENG3	RO	LED5 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
3	D4_ MAPPING_ ENG3	RO	LED4 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		
2	D3_ MAPPING_ ENG3	RO	LED3 pin mapped to ENG3 or not. 0: non-mapped 1: mapped	0x0		

awinic





CP_CTRL: (Address 76h)					
Bit	Symbol	R/W	Description	Default	
7:6	THRESHOL D	RW	Threshold voltage (typical) pre-setting. Bits set the threshold voltage at which the charge-pump gain changes from 1.5x to 1x. The threshold voltage is defined as the voltage difference between highest voltage output (D1 to D6) and input voltage VDD: VTHRESHOLD = VDD – MAX(voltage on D1 to D6). If VTHRESHOLD is larger than the set value (100 mV to 400 mV), the charge pump is in 1x mode. b00: 400mV b01: 300mV b10: 200mV b11: 100mV	0x0	
5	THSHOLD_ LIMIT_ RAISE_EN	RW	If this bit is 1, real threshold is [7:6] + 400mv; if not, real threshold is same as [7:6] defined.	0x0	
4:3	TIMER	RW	A forced mode change from 1.5x to 1x is attempted at the interval specified with these bits. Mode change is allowed if there is enough voltage over the LED drivers to ensure proper operation. Set FORCE_1x to 1 (see following 76H - Bit [2] FORCE_1x) to activate this feature. When this bit is 11, charge pump switches gain from 1x mode to 1.5x mode only; the gain reset back to 1x is enabled under certain conditions, for example in the powersave mode. b00: 5ms b01: 10ms b10: 50ms b11: infinite	0x0	
2	FORCE_1X	RW	Activates forced mode change. In forced mode, charge pump mode change from 1.5x to 1x is attempted at the constant interval specified with the TIMER bits.	0x0	
1:0	Reserved	RW	Not used	0	



ENHANCED_CFG: (Address 7Fh)						
Bit	Symbol	R/W	Description	Default		
7:0	ENHANCED _PASSWOR D	WO	Write 0x23 to enable 0x80 register access.	0x0		

PWM_CFG: (Address 80h)							
Bit	Symbol	R/W	Description	Default			
7:4	Reserved	RW	Not used	0x1			
3:1	PWM_DIV	RO	PWM clock division b000: 1 b001: 1/2 b010: 1/4 b011: 1/8 b100: 1/16 b101: 1/32 b110: 1/64 b111: 1/128	0x3			
0	PWM_MODE	RW	0: 12bit 1: 9bit + 3Dither	0x0			

CHIP_ID_R: (Address A0h)						
Bit	Symbol	R/W	Description	Default		
7:4	Reserved	RO	Not used	0		
3:0	CHIP_ID	RO	CHIP_ID. 0: AW21209FOR 8: AW21209QNR	0x00\ 0x08		



Application Information

The AW21209 series supports up to 9 LED channels or 3 RGB channels in parallel. It is recommended to use a combination of $1\mu F$ and $0.1\mu F$ X5R or X7R capacitors for the input capacitor. For the charge pump capacitor, Cout is recommended to be $1\mu F$, and Cf_{fy1} and Cf_{fy2} are recommended to be $0.47\mu F$. Since the charge pump is only connected to D1-6, it is suggested to connect the red LED to D7-9 when using RGB. The SCL, SDA, and INT pins are default open-drain outputs and need to be connected to a pull-up resistor to the communication level, which is determined by the voltage on the EN pin. The I²C address of the AW21209 can be selected through AD0 and AD1. It is recommended to connect the AD0 and AD1 pins to GND, resulting in a 7-bit address of 0x32.

Typical Application





Figure 17 AW21209 Application Circuit


PCB Layout Consideration

- 1. Place the input capacitors (C_{IN1}, C_{IN2}) close to the corresponding pins of the chip, and position the small-sized high-frequency filter capacitors closer to the pins than the large-sized low-frequency filter capacitors.
- 2. Place the charge pump capacitors (C_{out}, C_{fly1}, C_{fly2}) as close as possible to the corresponding pins of the chip to ensure that the traces are as short and thick as possible.

Tape And Reel Information


AW21209FOR:





- A0: Dimension designed to accommodate the component width
- B0: Dimension designed to accommodate the component length
- K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION

D1	D0	A0	B0	K0	P0	P1	P2	W	Bin1 Quadrant
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Pin1 Quadrant
178.0	9.00	2.52	2.52	0.75	2.00	4.00	4.00	8.00	Q1

65

All dimensions are nominal

K0+

Вo

AW21209QNR:

REEL DIMENSIONS D1 0

TAPE DIMENSIONS P2

A0: Dimension designed to accommodate the component width


-A0-

- B0: Dimension designed to accommodate the component length K0: Dimension designed to accommodate the component thickness
- W: Overall width of the carrier tape
- P0: Pitch between successive cavity centers and sprocket hole
- P1: Pitch between successive cavity centers
- P2: Pitch between sprocket hole
- D1: Reel Diameter

Cavity

D0: Reel Width

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: The above picture is for reference only. Please refer to the value in the table below for the actual size

DIMENSIONS AND PIN1 ORIENTATION


D1	D0	A0	В0	K0	P0	P1	P2	W	Pin1 Quadrant
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Filli Quadrant
330.0	12.40	4.35	4.35	1.10	2.00	8.00	4.00	12.00	Q1


All dimensions are nominal




Package Description

AW21209FOR:









Bottom View

Unit:mm




AW21209QNR:





Side View




Bottom View


Unit:mm



Land Pattern Data

AW21209FOR:






0.05 MIN All AROUND SOLDER MASK OPENING METAL UNDER SOLDER MASK

NON-SOLDER MASK DEFINED

SOLDER MASK DEFINED

Unit: mm

AW21209QNR:



Unit: mm



Revision History

Version	Date	Change Record		
V1.0	Mar 2025	Officially released		
V1.1	Jul 2025	1.Update function block diagram (P4) 2.Add led mapping instructions (P26) 3.Update controlling led outputs (P32)		
V1.2	Jul 2025	1.Update function block diagram (P4) 2.Add PWM frequency (P11) 3.Update the description of the clock chapter (P13) 4.Add ENHANCED_CFG and PWM_CFG register (P40\P62)		
V1.3 Jul 2025 Add AW21209QNR				



Disclaimer

All trademarks are the property of their respective owners. Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.